Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 501b68495d25307c43683c4663f55fef5c615521 / . / configs / strider_con_defconfig
blob: 8fb955c6f478a21a72b771724b3008ab026585b6 [file] [log] [blame]
Dirk Eibachb355f172015-10-28 11:46:32 +0100[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xFE000000
Siva Durga Prasad Paladugu809438d2016-07-29 15:31:47 +0530[diff] [blame]3CONFIG_IDENT_STRING=" strider con 0.01"
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]4CONFIG_SYS_CLK_FREQ=33333333
Dirk Eibachb355f172015-10-28 11:46:32 +0100[diff] [blame]5CONFIG_MPC83xx=y
6CONFIG_TARGET_STRIDER=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]7CONFIG_SYSTEM_PLL_VCO_DIV_2=y
8CONFIG_SYSTEM_PLL_FACTOR_4_1=y
9CONFIG_CORE_PLL_RATIO_3_1=y
10CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
11CONFIG_TSEC2_MODE_RGMII=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]12CONFIG_BAT0=y
13CONFIG_BAT0_NAME="DDR"
14CONFIG_BAT0_BASE=0x00000000
15CONFIG_BAT0_LENGTH_128_MBYTES=y
16CONFIG_BAT0_ACCESS_RW=y
17CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
18CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
19CONFIG_BAT0_USER_MODE_VALID=y
20CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
21CONFIG_BAT1=y
22CONFIG_BAT1_NAME="IMMRBAR"
23CONFIG_BAT1_BASE=0xE0000000
24CONFIG_BAT1_LENGTH_8_MBYTES=y
25CONFIG_BAT1_ACCESS_RW=y
26CONFIG_BAT1_ICACHE_INHIBITED=y
27CONFIG_BAT1_ICACHE_GUARDED=y
28CONFIG_BAT1_DCACHE_INHIBITED=y
29CONFIG_BAT1_DCACHE_GUARDED=y
30CONFIG_BAT1_USER_MODE_VALID=y
31CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
32CONFIG_BAT2=y
33CONFIG_BAT2_NAME="FLASH"
34CONFIG_BAT2_BASE=0xFE000000
35CONFIG_BAT2_LENGTH_8_MBYTES=y
36CONFIG_BAT2_ACCESS_RW=y
37CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
38CONFIG_BAT2_DCACHE_INHIBITED=y
39CONFIG_BAT2_DCACHE_GUARDED=y
40CONFIG_BAT2_USER_MODE_VALID=y
41CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
42CONFIG_BAT3=y
43CONFIG_BAT3_NAME="STACK_IN_DCACHE"
44CONFIG_BAT3_BASE=0xE6000000
45CONFIG_BAT3_ACCESS_RW=y
46CONFIG_BAT3_USER_MODE_VALID=y
47CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
Mario Sixb47839c2019-01-21 09:17:58 +0100[diff] [blame]48CONFIG_LBLAW0=y
49CONFIG_LBLAW0_BASE=0xFE000000
50CONFIG_LBLAW0_NAME="FLASH"
51CONFIG_LBLAW0_LENGTH_8_MBYTES=y
52CONFIG_LBLAW1=y
53CONFIG_LBLAW1_BASE=0xE0600000
54CONFIG_LBLAW1_NAME="FPGA0"
55CONFIG_LBLAW1_LENGTH_1_MBYTES=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]56CONFIG_ELBC_BR0_OR0=y
57CONFIG_BR0_OR0_NAME="FLASH"
58CONFIG_BR0_OR0_BASE=0xFE000000
59CONFIG_BR0_PORTSIZE_16BIT=y
60CONFIG_OR0_AM_8_MBYTES=y
61CONFIG_OR0_XAM_SET=y
62CONFIG_OR0_SCY_15=y
63CONFIG_OR0_CSNT_EARLIER=y
64CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
65CONFIG_OR0_XACS_EXTENDED=y
66CONFIG_OR0_TRLX_RELAXED=y
67CONFIG_OR0_EHTR_8_CYCLE=y
68CONFIG_ELBC_BR1_OR1=y
69CONFIG_BR1_OR1_NAME="FPGA"
70CONFIG_BR1_OR1_BASE=0xE0600000
71CONFIG_BR1_PORTSIZE_16BIT=y
72CONFIG_OR1_AM_1_MBYTES=y
73CONFIG_OR1_XAM_SET=y
74CONFIG_OR1_SCY_5=y
75CONFIG_OR1_CSNT_EARLIER=y
Mario Six8b2141c2019-01-21 09:18:09 +0100[diff] [blame]76CONFIG_HID0_FINAL_EMCP=y
77CONFIG_HID0_FINAL_DPM=y
78CONFIG_HID0_FINAL_ICE=y
79CONFIG_HID2_HBE=y
Mario Six636c1082019-01-21 09:18:11 +0100[diff] [blame]80CONFIG_SICR_IEEE1588_A_GPIO=y
81CONFIG_SICR_GTM_GPIO=y
82CONFIG_SICR_ETSEC2_GPIO=y
83CONFIG_SICR_GPIOSEL_IEEE1588=y
84CONFIG_SICR_TMSOBI1_2_5_V=y
85CONFIG_SICR_TMSOBI2_2_5_V=y
Mario Sixaa502542019-01-21 09:18:12 +0100[diff] [blame]86CONFIG_ACR_PIPE_DEP_4=y
87CONFIG_ACR_RPTCNT_4=y
Mario Sixf62074e2019-01-21 09:18:13 +0100[diff] [blame]88CONFIG_SPCR_TSECEP_3=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]89CONFIG_LCRR_DBYP_PLL_BYPASSED=y
90CONFIG_LCRR_CLKDIV_2=y
Simon Glassec10c012017-05-17 03:25:35 -0600[diff] [blame]91CONFIG_CMD_IOLOOP=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]92CONFIG_FIT=y
93CONFIG_FIT_VERBOSE=y
94CONFIG_OF_BOARD_SETUP=y
95CONFIG_OF_STDOUT_VIA_ALIAS=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]96CONFIG_SYS_EXTRA_OPTIONS="STRIDER_CON"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]97CONFIG_BOOTDELAY=5
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]98CONFIG_USE_PREBOOT=y
Simon Glassbd5618d2016-10-17 20:13:00 -0600[diff] [blame]99CONFIG_SYS_CONSOLE_INFO_QUIET=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]100# CONFIG_DISPLAY_BOARDINFO is not set
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]101CONFIG_BOARD_EARLY_INIT_F=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]102CONFIG_BOARD_EARLY_INIT_R=y
Mario Six8febc7a2018-03-28 14:38:16 +0200[diff] [blame]103CONFIG_LAST_STAGE_INIT=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]104CONFIG_HUSH_PARSER=y
Dirk Eibachb355f172015-10-28 11:46:32 +0100[diff] [blame]105CONFIG_AUTOBOOT_KEYED=y
106CONFIG_AUTOBOOT_STOP_STR=" "
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]107CONFIG_CMD_IMLS=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]108CONFIG_CMD_MEMTEST=y
Mario Six00518992018-03-28 14:38:14 +0200[diff] [blame]109CONFIG_SYS_ALT_MEMTEST=y
Simon Glass811eb262017-05-17 03:25:20 -0600[diff] [blame]110CONFIG_CMD_FPGAD=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]111CONFIG_CMD_I2C=y
112CONFIG_CMD_MMC=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]113CONFIG_CMD_PCI=y
Dirk Eibachb355f172015-10-28 11:46:32 +0100[diff] [blame]114# CONFIG_CMD_SETEXPR is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]115CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]116CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]117CONFIG_CMD_EXT2=y
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]118CONFIG_DOS_PARTITION=y
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]119CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]120CONFIG_FSL_ESDHC=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]121CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]122CONFIG_FLASH_CFI_DRIVER=y
123CONFIG_SYS_FLASH_PROTECTION=y
124CONFIG_SYS_FLASH_CFI=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]125CONFIG_PHY_MARVELL=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]126CONFIG_MII=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]127CONFIG_TSEC_ENET=y
Tom Rinie69ba982018-03-06 19:02:27 -0500[diff] [blame]128CONFIG_CONS_INDEX=2
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]129CONFIG_SYS_NS16550=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]130CONFIG_OF_LIBFDT=y