blob: ce3e41c5517f2a94d9b0a993020e2e16ddf491df [file] [log] [blame]
Sergey Kubushyne8f39122007-08-10 20:26:18 +02001/*
2 * Intel LXT971/LXT972 PHY Driver for TI DaVinci
3 * (TMS320DM644x) based boards.
4 *
5 * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
6 *
7 * --------------------------------------------------------
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#include <common.h>
29#include <net.h>
Hugo Villeneuve72c01d32008-06-18 12:10:31 -040030#include <miiphy.h>
Sergey Kubushyne8f39122007-08-10 20:26:18 +020031#include <lxt971a.h>
32#include <asm/arch/emac_defs.h>
33
34#ifdef CONFIG_DRIVER_TI_EMAC
35
36#ifdef CONFIG_CMD_NET
37
38int lxt972_is_phy_connected(int phy_addr)
39{
Hugo Villeneuve070911d2008-06-18 12:10:33 -040040 u_int16_t id1, id2;
Sergey Kubushyne8f39122007-08-10 20:26:18 +020041
Sandeep Paulraj4b26f052008-08-31 00:39:46 +020042 if (!davinci_eth_phy_read(phy_addr, PHY_PHYIDR1, &id1))
Sergey Kubushyne8f39122007-08-10 20:26:18 +020043 return(0);
Sandeep Paulraj4b26f052008-08-31 00:39:46 +020044 if (!davinci_eth_phy_read(phy_addr, PHY_PHYIDR2, &id2))
Sergey Kubushyne8f39122007-08-10 20:26:18 +020045 return(0);
46
47 if ((id1 == (0x0013)) && ((id2 & 0xfff0) == 0x78e0))
48 return(1);
49
50 return(0);
51}
52
53int lxt972_get_link_speed(int phy_addr)
54{
Hugo Villeneuve070911d2008-06-18 12:10:33 -040055 u_int16_t stat1, tmp;
56 volatile emac_regs *emac = (emac_regs *)EMAC_BASE_ADDR;
Sergey Kubushyne8f39122007-08-10 20:26:18 +020057
Sandeep Paulraj4b26f052008-08-31 00:39:46 +020058 if (!davinci_eth_phy_read(phy_addr, PHY_LXT971_STAT2, &stat1))
Sergey Kubushyne8f39122007-08-10 20:26:18 +020059 return(0);
60
61 if (!(stat1 & PHY_LXT971_STAT2_LINK)) /* link up? */
62 return(0);
63
Sandeep Paulraj4b26f052008-08-31 00:39:46 +020064 if (!davinci_eth_phy_read(phy_addr, PHY_LXT971_DIG_CFG, &tmp))
Sergey Kubushyne8f39122007-08-10 20:26:18 +020065 return(0);
66
67 tmp |= PHY_LXT971_DIG_CFG_MII_DRIVE;
68
Sandeep Paulraj4b26f052008-08-31 00:39:46 +020069 davinci_eth_phy_write(phy_addr, PHY_LXT971_DIG_CFG, tmp);
Sergey Kubushyne8f39122007-08-10 20:26:18 +020070 /* Read back */
Sandeep Paulraj4b26f052008-08-31 00:39:46 +020071 if (!davinci_eth_phy_read(phy_addr, PHY_LXT971_DIG_CFG, &tmp))
Sergey Kubushyne8f39122007-08-10 20:26:18 +020072 return(0);
73
Sergey Kubushyne8f39122007-08-10 20:26:18 +020074 /* Speed doesn't matter, there is no setting for it in EMAC... */
Hugo Villeneuve070911d2008-06-18 12:10:33 -040075 if (stat1 & PHY_LXT971_STAT2_DUPLEX_MODE) {
76 /* set DM644x EMAC for Full Duplex */
77 emac->MACCONTROL = EMAC_MACCONTROL_MIIEN_ENABLE |
78 EMAC_MACCONTROL_FULLDUPLEX_ENABLE;
Sergey Kubushyne8f39122007-08-10 20:26:18 +020079 } else {
Hugo Villeneuve070911d2008-06-18 12:10:33 -040080 /*set DM644x EMAC for Half Duplex */
81 emac->MACCONTROL = EMAC_MACCONTROL_MIIEN_ENABLE;
Sergey Kubushyne8f39122007-08-10 20:26:18 +020082 }
83
Hugo Villeneuve070911d2008-06-18 12:10:33 -040084 return(1);
Sergey Kubushyne8f39122007-08-10 20:26:18 +020085}
86
87
88int lxt972_init_phy(int phy_addr)
89{
Hugo Villeneuve070911d2008-06-18 12:10:33 -040090 int ret = 1;
Sergey Kubushyne8f39122007-08-10 20:26:18 +020091
92 if (!lxt972_get_link_speed(phy_addr)) {
93 /* Try another time */
94 ret = lxt972_get_link_speed(phy_addr);
95 }
96
97 /* Disable PHY Interrupts */
Sandeep Paulraj4b26f052008-08-31 00:39:46 +020098 davinci_eth_phy_write(phy_addr, PHY_LXT971_INT_ENABLE, 0);
Sergey Kubushyne8f39122007-08-10 20:26:18 +020099
100 return(ret);
101}
102
103
104int lxt972_auto_negotiate(int phy_addr)
105{
Hugo Villeneuve070911d2008-06-18 12:10:33 -0400106 u_int16_t tmp;
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200107
Sandeep Paulraj4b26f052008-08-31 00:39:46 +0200108 if (!davinci_eth_phy_read(phy_addr, PHY_BMCR, &tmp))
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200109 return(0);
110
111 /* Restart Auto_negotiation */
Hugo Villeneuve72c01d32008-06-18 12:10:31 -0400112 tmp |= PHY_BMCR_RST_NEG;
Sandeep Paulraj4b26f052008-08-31 00:39:46 +0200113 davinci_eth_phy_write(phy_addr, PHY_BMCR, tmp);
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200114
115 /*check AutoNegotiate complete */
116 udelay (10000);
Sandeep Paulraj4b26f052008-08-31 00:39:46 +0200117 if (!davinci_eth_phy_read(phy_addr, PHY_BMSR, &tmp))
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200118 return(0);
119
Hugo Villeneuve72c01d32008-06-18 12:10:31 -0400120 if (!(tmp & PHY_BMSR_AUTN_COMP))
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200121 return(0);
122
123 return (lxt972_get_link_speed(phy_addr));
124}
125
126#endif /* CONFIG_CMD_NET */
127
128#endif /* CONFIG_DRIVER_ETHER */