blob: 21902fbb0cc1114bc4fde0185ffae9aab6c5c4ca [file] [log] [blame]
Michal Simek71d84b42018-03-27 13:43:05 +02001// SPDX-License-Identifier: GPL-2.0+
Jagannadha Sutradharudu Tekifc0d22b2014-01-09 01:48:29 +05302/*
3 * Xilinx ZC770 XM013 board DTS
4 *
5 * Copyright (C) 2013 Xilinx, Inc.
Jagannadha Sutradharudu Tekifc0d22b2014-01-09 01:48:29 +05306 */
7/dts-v1/;
8#include "zynq-7000.dtsi"
9
10/ {
Luis Aranedaac891162018-07-12 00:10:20 -040011 model = "Xilinx ZC770 XM013 board";
Jagannadha Sutradharudu Tekifc0d22b2014-01-09 01:48:29 +053012 compatible = "xlnx,zynq-zc770-xm013", "xlnx,zynq-7000";
Masahiro Yamadad6367a22014-05-15 20:37:54 +090013
Masahiro Yamada87f645e2014-05-15 20:37:55 +090014 aliases {
Michal Simek1b27e662015-07-22 11:36:32 +020015 ethernet0 = &gem1;
16 i2c0 = &i2c1;
Masahiro Yamada87f645e2014-05-15 20:37:55 +090017 serial0 = &uart0;
Michal Simek48d4def2016-04-07 13:08:35 +020018 spi0 = &qspi;
19 spi1 = &spi0;
Masahiro Yamada87f645e2014-05-15 20:37:55 +090020 };
21
Michal Simek1b27e662015-07-22 11:36:32 +020022 chosen {
Michal Simek8073b862016-04-07 11:15:00 +020023 bootargs = "";
Michal Simekc9af95a2016-01-12 13:56:44 +010024 stdout-path = "serial0:115200n8";
Michal Simek1b27e662015-07-22 11:36:32 +020025 };
26
Michal Simekb3585f42016-11-11 13:11:37 +010027 memory@0 {
Masahiro Yamadad6367a22014-05-15 20:37:54 +090028 device_type = "memory";
Michal Simek1b27e662015-07-22 11:36:32 +020029 reg = <0x0 0x40000000>;
Masahiro Yamadad6367a22014-05-15 20:37:54 +090030 };
Jagannadha Sutradharudu Tekifc0d22b2014-01-09 01:48:29 +053031};
Michal Simek1b27e662015-07-22 11:36:32 +020032
Michal Simek1b27e662015-07-22 11:36:32 +020033&can1 {
34 status = "okay";
35};
36
37&gem1 {
38 status = "okay";
39 phy-mode = "rgmii-id";
40 phy-handle = <&ethernet_phy>;
41
42 ethernet_phy: ethernet-phy@7 {
43 reg = <7>;
Sai Pavan Boddub2ed84b2017-03-06 18:17:19 +053044 device_type = "ethernet-phy";
Michal Simek1b27e662015-07-22 11:36:32 +020045 };
46};
47
48&i2c1 {
49 status = "okay";
50 clock-frequency = <400000>;
51
52 si570: clock-generator@55 {
53 #clock-cells = <0>;
54 compatible = "silabs,si570";
55 temperature-stability = <50>;
56 reg = <0x55>;
57 factory-fout = <156250000>;
58 clock-frequency = <148500000>;
59 };
60};
61
Michal Simek48d4def2016-04-07 13:08:35 +020062&qspi {
63 status = "okay";
Michal Simekeacca2f2021-08-06 13:30:19 +020064 num-cs = <1>;
65 flash@0 {
66 compatible = "n25q128a11", "jedec,spi-nor";
67 reg = <0x0>;
68 spi-tx-bus-width = <1>;
69 spi-rx-bus-width = <4>;
70 spi-max-frequency = <50000000>;
71 };
Michal Simek48d4def2016-04-07 13:08:35 +020072};
73
Michal Simek49f44b92016-01-14 13:09:16 +010074&spi0 {
75 status = "okay";
76 num-cs = <4>;
77 is-decoded-cs = <0>;
Michal Simek33eb79e2019-09-26 12:53:09 +020078 eeprom: eeprom@2 {
Michal Simek49f44b92016-01-14 13:09:16 +010079 compatible = "atmel,at25";
80 reg = <2>;
81 spi-max-frequency = <1000000>;
Michal Simek6e88c232020-11-26 14:25:04 +010082 size = <8192>;
83 address-width = <16>;
84 pagesize = <32>;
Michal Simek49f44b92016-01-14 13:09:16 +010085 };
86};
87
Michal Simek1b27e662015-07-22 11:36:32 +020088&uart0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -070089 bootph-all;
Michal Simek1b27e662015-07-22 11:36:32 +020090 status = "okay";
91};