blob: 5077cdbc3e46b622088a24723a76399e7efef0b8 [file] [log] [blame]
Jagannadha Sutradharudu Tekifc0d22b2014-01-09 01:48:29 +05301/*
2 * Xilinx ZC770 XM013 board DTS
3 *
4 * Copyright (C) 2013 Xilinx, Inc.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8/dts-v1/;
9#include "zynq-7000.dtsi"
10
11/ {
Jagannadha Sutradharudu Tekifc0d22b2014-01-09 01:48:29 +053012 compatible = "xlnx,zynq-zc770-xm013", "xlnx,zynq-7000";
Michal Simek1b27e662015-07-22 11:36:32 +020013 model = "Xilinx Zynq";
Masahiro Yamadad6367a22014-05-15 20:37:54 +090014
Masahiro Yamada87f645e2014-05-15 20:37:55 +090015 aliases {
Michal Simek1b27e662015-07-22 11:36:32 +020016 ethernet0 = &gem1;
17 i2c0 = &i2c1;
Masahiro Yamada87f645e2014-05-15 20:37:55 +090018 serial0 = &uart0;
Michal Simek1b27e662015-07-22 11:36:32 +020019 spi0 = &spi0;
Masahiro Yamada87f645e2014-05-15 20:37:55 +090020 };
21
Michal Simek1b27e662015-07-22 11:36:32 +020022 chosen {
Michal Simekc9af95a2016-01-12 13:56:44 +010023 bootargs = "root=/dev/ram rw earlyprintk";
24 stdout-path = "serial0:115200n8";
Michal Simek1b27e662015-07-22 11:36:32 +020025 };
26
Michal Simeka8d362f2015-08-12 11:25:05 +020027 memory {
Masahiro Yamadad6367a22014-05-15 20:37:54 +090028 device_type = "memory";
Michal Simek1b27e662015-07-22 11:36:32 +020029 reg = <0x0 0x40000000>;
Masahiro Yamadad6367a22014-05-15 20:37:54 +090030 };
Jagannadha Sutradharudu Tekifc0d22b2014-01-09 01:48:29 +053031};
Michal Simek1b27e662015-07-22 11:36:32 +020032
33&spi0 {
34 status = "okay";
35 num-cs = <4>;
36 is-decoded-cs = <0>;
37 eeprom: at25@0 {
38 at25,byte-len = <8192>;
39 at25,addr-mode = <2>;
40 at25,page-size = <32>;
41
42 compatible = "atmel,at25";
43 reg = <2>;
44 spi-max-frequency = <1000000>;
45 };
46};
47
48&can1 {
49 status = "okay";
50};
51
52&gem1 {
53 status = "okay";
54 phy-mode = "rgmii-id";
55 phy-handle = <&ethernet_phy>;
56
57 ethernet_phy: ethernet-phy@7 {
58 reg = <7>;
59 };
60};
61
62&i2c1 {
63 status = "okay";
64 clock-frequency = <400000>;
65
66 si570: clock-generator@55 {
67 #clock-cells = <0>;
68 compatible = "silabs,si570";
69 temperature-stability = <50>;
70 reg = <0x55>;
71 factory-fout = <156250000>;
72 clock-frequency = <148500000>;
73 };
74};
75
76&uart0 {
Simon Glass8c7323a2015-10-17 19:41:24 -060077 u-boot,dm-pre-reloc;
Michal Simek1b27e662015-07-22 11:36:32 +020078 status = "okay";
79};