Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 4493cb50b0a8cbbb04c4ae1efc0bcedc70bb3c36 / . / configs / socfpga_n5x_vab_defconfig
blob: a57d54a7f271971cae43a999f40412b8010f86ee [file] [log] [blame]
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]1CONFIG_ARM=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=400000000
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]3CONFIG_ARCH_SOCFPGA=y
4CONFIG_SYS_TEXT_BASE=0x200000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x500000
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Tom Rini5d181d52022-06-29 09:54:02 -0400[diff] [blame]7CONFIG_SPL_LDSCRIPT="arch/arm/mach-socfpga/u-boot-spl-soc64.lds"
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]8CONFIG_ENV_SIZE=0x1000
9CONFIG_ENV_OFFSET=0x200
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]10CONFIG_DM_GPIO=y
11CONFIG_DEFAULT_DEVICE_TREE="socfpga_n5x_socdk"
12CONFIG_SPL_TEXT_BASE=0xFFE00000
13CONFIG_SOCFPGA_SECURE_VAB_AUTH=y
14CONFIG_TARGET_SOCFPGA_N5X_SOCDK=y
15CONFIG_IDENT_STRING="socfpga_n5x"
16CONFIG_SPL_FS_FAT=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]17CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
18CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000
Alper Nebi Yasak2beb0f42022-01-29 18:25:30 +0300[diff] [blame]19CONFIG_REMAKE_ELF=y
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]20CONFIG_FIT=y
21CONFIG_SPL_FIT_SIGNATURE=y
22CONFIG_SPL_LOAD_FIT=y
23CONFIG_SPL_LOAD_FIT_ADDRESS=0x02000000
24# CONFIG_USE_SPL_FIT_GENERATOR is not set
25CONFIG_BOOTDELAY=5
26CONFIG_USE_BOOTARGS=y
27CONFIG_BOOTARGS="earlycon panic=-1 earlyprintk=ttyS0,115200"
28CONFIG_USE_BOOTCOMMAND=y
29CONFIG_BOOTCOMMAND="run fatscript; run mmcfitload; run mmcfitboot"
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]30CONFIG_SPL_MAX_SIZE=0x40000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]31CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
32CONFIG_SPL_BSS_START_ADDR=0x3ff00000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]33CONFIG_SPL_BSS_MAX_SIZE=0x100000
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]34# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
35CONFIG_SPL_STACK=0xffe3f000
Tom Rini166e3222022-05-27 12:48:32 -0400[diff] [blame]36CONFIG_SYS_SPL_MALLOC=y
37CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y
38CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0x3fa00000
39CONFIG_SYS_SPL_MALLOC_SIZE=0x500000
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]40CONFIG_SPL_CRC32=y
41CONFIG_SPL_CACHE=y
42CONFIG_SPL_SPI_LOAD=y
Tom Rini6858d922021-08-30 12:40:24 -0400[diff] [blame]43CONFIG_SYS_SPI_U_BOOT_OFFS=0x02000000
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]44CONFIG_SPL_ATF=y
45CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
Tom Rini06d06f72022-05-27 17:13:52 -0400[diff] [blame]46CONFIG_SPL_TARGET="spl/u-boot-spl-dtb.hex"
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]47CONFIG_HUSH_PARSER=y
48CONFIG_SYS_PROMPT="SOCFPGA_N5X # "
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]49CONFIG_SYS_MAXARGS=64
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]50CONFIG_SYS_PBSIZE=2079
Tom Rinif3c2f992022-06-25 19:29:46 -0400[diff] [blame]51CONFIG_SYS_BOOTM_LEN=0x2000000
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]52CONFIG_CMD_MEMTEST=y
53CONFIG_CMD_GPIO=y
54CONFIG_CMD_I2C=y
55CONFIG_CMD_MMC=y
56CONFIG_CMD_SPI=y
57CONFIG_CMD_USB=y
Tom Rini6858d922021-08-30 12:40:24 -0400[diff] [blame]58CONFIG_CMD_WDT=y
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]59CONFIG_CMD_DHCP=y
60CONFIG_CMD_MII=y
61CONFIG_CMD_PING=y
62CONFIG_CMD_CACHE=y
63CONFIG_CMD_EXT4=y
64CONFIG_CMD_FAT=y
65CONFIG_CMD_FS_GENERIC=y
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]66CONFIG_ENV_IS_IN_MMC=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]67CONFIG_USE_BOOTFILE=y
68CONFIG_BOOTFILE="kernel.itb"
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]69CONFIG_NET_RANDOM_ETHADDR=y
70CONFIG_SPL_DM_SEQ_ALIAS=y
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]71CONFIG_DWAPB_GPIO=y
72CONFIG_DM_I2C=y
73CONFIG_SYS_I2C_DW=y
74CONFIG_MMC_DW=y
75CONFIG_MTD=y
76CONFIG_SF_DEFAULT_MODE=0x2003
77CONFIG_SPI_FLASH_SPANSION=y
78CONFIG_SPI_FLASH_STMICRO=y
79CONFIG_PHY_MICREL=y
80CONFIG_PHY_MICREL_KSZ90X1=y
81CONFIG_DM_ETH=y
82CONFIG_ETH_DESIGNWARE=y
83CONFIG_MII=y
84CONFIG_DM_RESET=y
85CONFIG_SPI=y
86CONFIG_CADENCE_QSPI=y
87CONFIG_DESIGNWARE_SPI=y
88CONFIG_USB=y
89CONFIG_USB_DWC2=y
90CONFIG_USB_STORAGE=y
91CONFIG_DESIGNWARE_WATCHDOG=y
92CONFIG_WDT=y
93# CONFIG_SPL_USE_TINY_PRINTF is not set
94CONFIG_PANIC_HANG=y