blob: c8b72ebf05e84aa3e16c36b6461f360a8b3c3bd5 [file] [log] [blame]
Chris Zankel1387dab2016-08-10 18:36:44 +03001menu "Xtensa architecture"
2 depends on XTENSA
3
4config SYS_ARCH
5 string
6 default "xtensa"
7
8config SYS_CPU
9 string "Xtensa Core Variant"
10
11choice
12 prompt "Target select"
13
Chris Zankel05d0c5d2016-08-10 18:36:48 +030014config TARGET_XTFPGA
15 bool "Support XTFPGA"
Chris Zankel1387dab2016-08-10 18:36:44 +030016
17endchoice
18
Trevor Woernerba64b8b2019-05-03 09:40:59 -040019config SYS_ICACHE_OFF
20 bool "Do not enable icache"
21 default n
22 help
23 Do not enable instruction cache in U-Boot.
24
25config SYS_DCACHE_OFF
26 bool "Do not enable dcache"
27 default n
28 help
29 Do not enable data cache in U-Boot.
30
Chris Zankel05d0c5d2016-08-10 18:36:48 +030031source "board/cadence/xtfpga/Kconfig"
Chris Zankel1387dab2016-08-10 18:36:44 +030032
33endmenu