blob: 7f15746861c51c3fc8a59d987407bb0e89ecc591 [file] [log] [blame]
Tom Warren41b68382011-01-27 10:58:05 +00001/*
2 * SoC-specific setup info
3 *
4 * (C) Copyright 2010,2011
5 * NVIDIA Corporation <www.nvidia.com>
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#include <config.h>
27#include <version.h>
28
29_TEXT_BASE:
30 .word CONFIG_SYS_TEXT_BASE @ sdram load addr from config file
31
32.global invalidate_dcache
33invalidate_dcache:
34 mov pc, lr
35
36 .align 5
37.global reset_cpu
38reset_cpu:
39 ldr r1, rstctl @ get addr for global reset
40 @ reg
41 ldr r3, [r1]
42 orr r3, r3, #0x10
43 str r3, [r1] @ force reset
44 mov r0, r0
45_loop_forever:
46 b _loop_forever
47rstctl:
48 .word PRM_RSTCTRL
49
50.globl lowlevel_init
51lowlevel_init:
52 ldr sp, SRAM_STACK
53 str ip, [sp]
54 mov ip, lr
55 bl s_init @ go setup pll, mux & memory
56 ldr ip, [sp]
57 mov lr, ip
58
59 mov pc, lr @ back to arch calling code
60
61 @ the literal pools origin
62 .ltorg
63
64SRAM_STACK:
65 .word LOW_LEVEL_SRAM_STACK