blob: 1df06811d65a961d93b962cf6a16000152dff2cc [file] [log] [blame]
developer7305b4c2020-04-21 09:28:49 +02001/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Copyright (C) 2020 MediaTek Inc.
4 *
5 * Author: Weijie Gao <weijie.gao@mediatek.com>
6 */
7
8#ifndef __CONFIG_MT7628_H
9#define __CONFIG_MT7628_H
10
Tom Rinibb4dd962022-11-16 13:10:37 -050011#define CFG_SYS_SDRAM_BASE 0x80000000
developer7305b4c2020-04-21 09:28:49 +020012
developerfc561e92023-07-19 17:15:47 +080013#define CFG_SYS_INIT_SP_OFFSET 0x80000
developer7305b4c2020-04-21 09:28:49 +020014
developer7305b4c2020-04-21 09:28:49 +020015/* Serial SPL */
Simon Glassf4d60392021-08-08 12:20:12 -060016#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_SERIAL)
Tom Rinidf6a2152022-11-16 13:10:28 -050017#define CFG_SYS_NS16550_CLK 40000000
18#define CFG_SYS_NS16550_COM1 0xb0000c00
developer7305b4c2020-04-21 09:28:49 +020019#endif
20
21/* Serial common */
developerfc561e92023-07-19 17:15:47 +080022#define CFG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, \
developer7305b4c2020-04-21 09:28:49 +020023 230400, 460800, 921600 }
24
developer7305b4c2020-04-21 09:28:49 +020025/* Dummy value */
Tom Rini6a5dccc2022-11-16 13:10:41 -050026#define CFG_SYS_UBOOT_BASE 0
developer7305b4c2020-04-21 09:28:49 +020027
28#endif /* __CONFIG_MT7628_H */