Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 3d42a966ae9148fe15abcdab1dcf3243967d4adf / . / arch / powerpc / include / asm / config_mpc85xx.h
blob: f93ab62df8ba5832abdfec200e853cf4ea188083 [file] [log] [blame]
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]1/*
Prabhakar Kushwahabeebb882012-04-24 20:16:49 +0000[diff] [blame]2 * Copyright 2011-2012 Freescale Semiconductor, Inc.
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]3 *
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License as
6 * published by the Free Software Foundation; either version 2 of
7 * the License, or (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
17 * MA 02111-1307 USA
18 *
19 */
20
21#ifndef _ASM_MPC85xx_CONFIG_H_
22#define _ASM_MPC85xx_CONFIG_H_
23
24/* SoC specific defines for Freescale MPC85xx (PQ3) and QorIQ processors */
25
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]26#ifdef CONFIG_SYS_CCSRBAR_DEFAULT
27#error "Do not define CONFIG_SYS_CCSRBAR_DEFAULT in the board header file."
28#endif
29
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]30/* Number of TLB CAM entries we have on FSL Book-E chips */
31#if defined(CONFIG_E500MC)
32#define CONFIG_SYS_NUM_TLBCAMS 64
33#elif defined(CONFIG_E500)
34#define CONFIG_SYS_NUM_TLBCAMS 16
35#endif
36
37#if defined(CONFIG_MPC8536)
38#define CONFIG_MAX_CPUS 1
39#define CONFIG_SYS_FSL_NUM_LAWS 12
40#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]41#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]42
Wolfgang Denka4de8352011-02-02 22:36:10 +0100[diff] [blame]43#elif defined(CONFIG_MPC8540)
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]44#define CONFIG_MAX_CPUS 1
45#define CONFIG_SYS_FSL_NUM_LAWS 8
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]46#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]47
Wolfgang Denka4de8352011-02-02 22:36:10 +0100[diff] [blame]48#elif defined(CONFIG_MPC8541)
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]49#define CONFIG_MAX_CPUS 1
50#define CONFIG_SYS_FSL_NUM_LAWS 8
51#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]52#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]53
54#elif defined(CONFIG_MPC8544)
55#define CONFIG_MAX_CPUS 1
56#define CONFIG_SYS_FSL_NUM_LAWS 10
57#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]58#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]59
60#elif defined(CONFIG_MPC8548)
61#define CONFIG_MAX_CPUS 1
62#define CONFIG_SYS_FSL_NUM_LAWS 10
63#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]64#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Gala866c6fa2011-09-16 09:54:30 -0500[diff] [blame]65#define CONFIG_SYS_FSL_ERRATUM_NMG_DDR120
Kumar Galaf3339d62011-10-03 08:37:57 -0500[diff] [blame]66#define CONFIG_SYS_FSL_ERRATUM_NMG_LBC103
chenhui zhaoc8caa8a2011-10-03 08:38:50 -0500[diff] [blame]67#define CONFIG_SYS_FSL_ERRATUM_NMG_ETSEC129
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]68#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 1
69#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
70#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
71#define CONFIG_SYS_FSL_RMU
72#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]73
74#elif defined(CONFIG_MPC8555)
75#define CONFIG_MAX_CPUS 1
76#define CONFIG_SYS_FSL_NUM_LAWS 8
77#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]78#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]79
80#elif defined(CONFIG_MPC8560)
81#define CONFIG_MAX_CPUS 1
82#define CONFIG_SYS_FSL_NUM_LAWS 8
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]83#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]84
85#elif defined(CONFIG_MPC8568)
86#define CONFIG_MAX_CPUS 1
87#define CONFIG_SYS_FSL_NUM_LAWS 10
88#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Gala52bd8152011-01-31 23:09:25 -0600[diff] [blame]89#define QE_MURAM_SIZE 0x10000UL
90#define MAX_QE_RISC 2
91#define QE_NUM_OF_SNUM 28
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]92#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]93#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 1
94#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
95#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
96#define CONFIG_SYS_FSL_RMU
97#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]98
99#elif defined(CONFIG_MPC8569)
100#define CONFIG_MAX_CPUS 1
101#define CONFIG_SYS_FSL_NUM_LAWS 10
102#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Gala52bd8152011-01-31 23:09:25 -0600[diff] [blame]103#define QE_MURAM_SIZE 0x20000UL
104#define MAX_QE_RISC 4
105#define QE_NUM_OF_SNUM 46
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]106#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]107#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 1
108#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
109#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
110#define CONFIG_SYS_FSL_RMU
111#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]112
113#elif defined(CONFIG_MPC8572)
114#define CONFIG_MAX_CPUS 2
115#define CONFIG_SYS_FSL_NUM_LAWS 12
116#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]117#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
York Sun9aa857b2011-01-25 21:51:27 -0800[diff] [blame]118#define CONFIG_SYS_FSL_ERRATUM_DDR_115
York Sunc8fc9592011-01-25 22:05:49 -0800[diff] [blame]119#define CONFIG_SYS_FSL_ERRATUM_DDR111_DDR134
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]120
121#elif defined(CONFIG_P1010)
122#define CONFIG_MAX_CPUS 1
Priyanka Jain02449632011-02-09 09:24:10 +0530[diff] [blame]123#define CONFIG_FSL_SDHC_V2_3
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]124#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]125#define CONFIG_SYS_PPC_E500_DEBUG_TLB 3
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]126#define CONFIG_TSECV2
127#define CONFIG_SYS_FSL_SEC_COMPAT 4
Poonam Aggrwal7373c592011-02-06 11:31:44 +0530[diff] [blame]128#define CONFIG_FSL_SATA_V2
129#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
130#define CONFIG_NUM_DDR_CONTROLLERS 1
131#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]132#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Ramneek Mehresh3fb68ee2011-03-23 15:20:43 +0530[diff] [blame]133#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Poonam Aggrwalc7664a42011-06-30 03:00:28 -0500[diff] [blame]134#define CONFIG_SYS_FSL_ERRATUM_IFC_A002769
Poonam Aggrwalaf54a5f2011-06-29 16:32:52 +0530[diff] [blame]135#define CONFIG_SYS_FSL_ERRATUM_P1010_A003549
Poonam Aggrwal46b86ca2011-07-07 20:36:47 +0530[diff] [blame]136#define CONFIG_SYS_FSL_ERRATUM_IFC_A003399
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]137
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]138/* P1011 is single core version of P1020 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]139#elif defined(CONFIG_P1011)
140#define CONFIG_MAX_CPUS 1
141#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]142#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]143#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]144#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]145#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]146#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]147#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
148#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]149
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]150/* P1012 is single core version of P1021 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]151#elif defined(CONFIG_P1012)
152#define CONFIG_MAX_CPUS 1
153#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]154#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]155#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]156#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]157#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]158#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]159#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
160#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]161#define QE_MURAM_SIZE 0x6000UL
162#define MAX_QE_RISC 1
163#define QE_NUM_OF_SNUM 28
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]164
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]165/* P1013 is single core version of P1022 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]166#elif defined(CONFIG_P1013)
167#define CONFIG_MAX_CPUS 1
168#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]169#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]170#define CONFIG_TSECV2
171#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabi293935c2011-11-21 17:10:22 -0600[diff] [blame]172#define CONFIG_FSL_SATA_V2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]173#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Jiang Yutang7cd05902011-01-30 17:06:20 -0600[diff] [blame]174#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
175#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
176#define CONFIG_FSL_SATA_ERRATUM_A001
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]177
178#elif defined(CONFIG_P1014)
179#define CONFIG_MAX_CPUS 1
Priyanka Jain02449632011-02-09 09:24:10 +0530[diff] [blame]180#define CONFIG_FSL_SDHC_V2_3
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]181#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]182#define CONFIG_SYS_PPC_E500_DEBUG_TLB 3
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]183#define CONFIG_TSECV2
184#define CONFIG_SYS_FSL_SEC_COMPAT 4
Poonam Aggrwal7373c592011-02-06 11:31:44 +0530[diff] [blame]185#define CONFIG_FSL_SATA_V2
186#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
187#define CONFIG_NUM_DDR_CONTROLLERS 1
188#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Ramneek Mehresh3fb68ee2011-03-23 15:20:43 +0530[diff] [blame]189#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Poonam Aggrwalc7664a42011-06-30 03:00:28 -0500[diff] [blame]190#define CONFIG_SYS_FSL_ERRATUM_IFC_A002769
Poonam Aggrwalaf54a5f2011-06-29 16:32:52 +0530[diff] [blame]191#define CONFIG_SYS_FSL_ERRATUM_P1010_A003549
Poonam Aggrwal46b86ca2011-07-07 20:36:47 +0530[diff] [blame]192#define CONFIG_SYS_FSL_ERRATUM_IFC_A003399
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]193
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]194/* P1015 is single core version of P1024 */
195#elif defined(CONFIG_P1015)
196#define CONFIG_MAX_CPUS 1
197#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]198#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]199#define CONFIG_TSECV2
200#define CONFIG_FSL_PCIE_DISABLE_ASPM
201#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]202#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]203#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
204#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
205
206/* P1016 is single core version of P1025 */
207#elif defined(CONFIG_P1016)
208#define CONFIG_MAX_CPUS 1
209#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]210#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]211#define CONFIG_TSECV2
212#define CONFIG_FSL_PCIE_DISABLE_ASPM
213#define CONFIG_SYS_FSL_SEC_COMPAT 2
214#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
215#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]216#define QE_MURAM_SIZE 0x6000UL
217#define MAX_QE_RISC 1
218#define QE_NUM_OF_SNUM 28
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]219#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]220
221/* P1017 is single core version of P1023 */
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]222#elif defined(CONFIG_P1017)
223#define CONFIG_MAX_CPUS 1
224#define CONFIG_SYS_FSL_NUM_LAWS 12
225#define CONFIG_SYS_FSL_SEC_COMPAT 4
226#define CONFIG_SYS_NUM_FMAN 1
227#define CONFIG_SYS_NUM_FM1_DTSEC 2
228#define CONFIG_NUM_DDR_CONTROLLERS 1
229#define CONFIG_SYS_QMAN_NUM_PORTALS 3
230#define CONFIG_SYS_BMAN_NUM_PORTALS 3
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]231#define CONFIG_SYS_FM_MURAM_SIZE 0x10000
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]232#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]233#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff600000
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]234
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]235#elif defined(CONFIG_P1020)
236#define CONFIG_MAX_CPUS 2
237#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]238#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]239#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]240#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]241#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]242#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]243#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
244#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]245
246#elif defined(CONFIG_P1021)
247#define CONFIG_MAX_CPUS 2
248#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]249#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]250#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]251#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]252#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]253#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]254#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
255#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]256#define QE_MURAM_SIZE 0x6000UL
257#define MAX_QE_RISC 1
258#define QE_NUM_OF_SNUM 28
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]259
260#elif defined(CONFIG_P1022)
261#define CONFIG_MAX_CPUS 2
262#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]263#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]264#define CONFIG_TSECV2
265#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabi293935c2011-11-21 17:10:22 -0600[diff] [blame]266#define CONFIG_FSL_SATA_V2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]267#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Jiang Yutang7cd05902011-01-30 17:06:20 -0600[diff] [blame]268#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
269#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
270#define CONFIG_FSL_SATA_ERRATUM_A001
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]271
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]272#elif defined(CONFIG_P1023)
273#define CONFIG_MAX_CPUS 2
274#define CONFIG_SYS_FSL_NUM_LAWS 12
275#define CONFIG_SYS_FSL_SEC_COMPAT 4
276#define CONFIG_SYS_NUM_FMAN 1
277#define CONFIG_SYS_NUM_FM1_DTSEC 2
278#define CONFIG_NUM_DDR_CONTROLLERS 1
279#define CONFIG_SYS_QMAN_NUM_PORTALS 3
280#define CONFIG_SYS_BMAN_NUM_PORTALS 3
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]281#define CONFIG_SYS_FM_MURAM_SIZE 0x10000
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]282#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]283#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff600000
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]284
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]285/* P1024 is lower end variant of P1020 */
286#elif defined(CONFIG_P1024)
287#define CONFIG_MAX_CPUS 2
288#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]289#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]290#define CONFIG_TSECV2
291#define CONFIG_FSL_PCIE_DISABLE_ASPM
292#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]293#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]294#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
295#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
296
297/* P1025 is lower end variant of P1021 */
298#elif defined(CONFIG_P1025)
299#define CONFIG_MAX_CPUS 2
300#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]301#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]302#define CONFIG_TSECV2
303#define CONFIG_FSL_PCIE_DISABLE_ASPM
304#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]305#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]306#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
307#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]308#define QE_MURAM_SIZE 0x6000UL
309#define MAX_QE_RISC 1
310#define QE_NUM_OF_SNUM 28
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]311
312/* P2010 is single core version of P2020 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]313#elif defined(CONFIG_P2010)
314#define CONFIG_MAX_CPUS 1
315#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]316#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]317#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]318#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Gala7b5b4802011-01-26 01:43:15 -0600[diff] [blame]319#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Gala9a878d52011-01-29 15:36:10 -0600[diff] [blame]320#define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]321
322#elif defined(CONFIG_P2020)
323#define CONFIG_MAX_CPUS 2
324#define CONFIG_SYS_FSL_NUM_LAWS 12
Prabhakar Kushwaha3d42a962012-04-29 23:57:12 +0000[diff] [blame^]325#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]326#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]327#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Gala7b5b4802011-01-26 01:43:15 -0600[diff] [blame]328#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Gala9a878d52011-01-29 15:36:10 -0600[diff] [blame]329#define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]330#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
331#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
332#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
333#define CONFIG_SYS_FSL_RMU
334#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]335
336#elif defined(CONFIG_PPC_P2040)
337#define CONFIG_MAX_CPUS 4
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]338#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]339#define CONFIG_SYS_FSL_NUM_LAWS 32
340#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]341#define CONFIG_SYS_NUM_FMAN 1
342#define CONFIG_SYS_NUM_FM1_DTSEC 5
343#define CONFIG_NUM_DDR_CONTROLLERS 1
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]344#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]345#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]346#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]347#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]348#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
349#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Kumar Galaa49034f2011-04-13 00:19:10 -0500[diff] [blame]350#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]351#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Gala945e59a2011-11-22 06:51:15 -0600[diff] [blame]352#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999
York Sundf2be192011-11-20 10:01:35 -0800[diff] [blame]353#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]354#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
355#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
356#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]357
Kumar Gala619541b2011-05-13 01:16:07 -0500[diff] [blame]358#elif defined(CONFIG_PPC_P2041)
359#define CONFIG_MAX_CPUS 4
360#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
361#define CONFIG_SYS_FSL_NUM_LAWS 32
362#define CONFIG_SYS_FSL_SEC_COMPAT 4
Timur Tabi293935c2011-11-21 17:10:22 -0600[diff] [blame]363#define CONFIG_FSL_SATA_V2
Kumar Gala619541b2011-05-13 01:16:07 -0500[diff] [blame]364#define CONFIG_SYS_NUM_FMAN 1
365#define CONFIG_SYS_NUM_FM1_DTSEC 5
366#define CONFIG_SYS_NUM_FM1_10GEC 1
367#define CONFIG_NUM_DDR_CONTROLLERS 1
368#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
369#define CONFIG_SYS_FSL_TBCLK_DIV 32
370#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]371#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Kumar Gala619541b2011-05-13 01:16:07 -0500[diff] [blame]372#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
373#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Kumar Galaa49034f2011-04-13 00:19:10 -0500[diff] [blame]374#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Kumar Gala619541b2011-05-13 01:16:07 -0500[diff] [blame]375#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Gala945e59a2011-11-22 06:51:15 -0600[diff] [blame]376#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999
York Sundf2be192011-11-20 10:01:35 -0800[diff] [blame]377#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]378#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
379#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
380#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
Kumar Gala619541b2011-05-13 01:16:07 -0500[diff] [blame]381
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]382#elif defined(CONFIG_PPC_P3041)
383#define CONFIG_MAX_CPUS 4
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]384#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]385#define CONFIG_SYS_FSL_NUM_LAWS 32
386#define CONFIG_SYS_FSL_SEC_COMPAT 4
Timur Tabi293935c2011-11-21 17:10:22 -0600[diff] [blame]387#define CONFIG_FSL_SATA_V2
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]388#define CONFIG_SYS_NUM_FMAN 1
389#define CONFIG_SYS_NUM_FM1_DTSEC 5
390#define CONFIG_SYS_NUM_FM1_10GEC 1
391#define CONFIG_NUM_DDR_CONTROLLERS 1
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]392#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]393#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]394#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]395#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]396#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
397#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Kumar Galaa49034f2011-04-13 00:19:10 -0500[diff] [blame]398#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]399#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Gala945e59a2011-11-22 06:51:15 -0600[diff] [blame]400#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999
York Sundf2be192011-11-20 10:01:35 -0800[diff] [blame]401#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]402#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
403#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
404#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]405
Shengzhou Liu8b033cf2011-08-31 17:48:18 +0800[diff] [blame]406#elif defined(CONFIG_PPC_P3060)
407#define CONFIG_MAX_CPUS 8
408#define CONFIG_SYS_FSL_NUM_CC_PLLS 4
409#define CONFIG_SYS_FSL_NUM_LAWS 32
410#define CONFIG_SYS_FSL_SEC_COMPAT 4
411#define CONFIG_SYS_NUM_FMAN 2
412#define CONFIG_SYS_NUM_FM1_DTSEC 4
413#define CONFIG_SYS_NUM_FM2_DTSEC 4
414#define CONFIG_NUM_DDR_CONTROLLERS 1
415#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
416#define CONFIG_SYS_FSL_TBCLK_DIV 16
417#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
418#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
419#define CONFIG_SYS_FSL_ERRATUM_DDR_A003
Kumar Gala945e59a2011-11-22 06:51:15 -0600[diff] [blame]420#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]421#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
422#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
423#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
Shengzhou Liu8b033cf2011-08-31 17:48:18 +0800[diff] [blame]424
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]425#elif defined(CONFIG_PPC_P4040)
426#define CONFIG_MAX_CPUS 4
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]427#define CONFIG_SYS_FSL_NUM_CC_PLLS 4
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]428#define CONFIG_SYS_FSL_NUM_LAWS 32
429#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]430#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]431#define CONFIG_SYS_FSL_TBCLK_DIV 16
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]432#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,p4080-pcie"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]433#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Kumar Gala945e59a2011-11-22 06:51:15 -0600[diff] [blame]434#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999
York Sundf2be192011-11-20 10:01:35 -0800[diff] [blame]435#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]436#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
437#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
438#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]439
440#elif defined(CONFIG_PPC_P4080)
441#define CONFIG_MAX_CPUS 8
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]442#define CONFIG_SYS_FSL_NUM_CC_PLLS 4
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]443#define CONFIG_SYS_FSL_NUM_LAWS 32
444#define CONFIG_SYS_FSL_SEC_COMPAT 4
445#define CONFIG_SYS_NUM_FMAN 2
446#define CONFIG_SYS_NUM_FM1_DTSEC 4
447#define CONFIG_SYS_NUM_FM2_DTSEC 4
448#define CONFIG_SYS_NUM_FM1_10GEC 1
449#define CONFIG_SYS_NUM_FM2_10GEC 1
450#define CONFIG_NUM_DDR_CONTROLLERS 2
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]451#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]452#define CONFIG_SYS_FSL_TBCLK_DIV 16
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]453#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,p4080-pcie"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]454#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]455#define CONFIG_SYS_FSL_ERRATUM_CPC_A002
456#define CONFIG_SYS_FSL_ERRATUM_CPC_A003
York Sun922f40f2011-01-10 12:03:01 +0000[diff] [blame]457#define CONFIG_SYS_FSL_ERRATUM_DDR_A003
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]458#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
459#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
460#define CONFIG_SYS_FSL_ERRATUM_ESDHC135
461#define CONFIG_SYS_FSL_ERRATUM_ESDHC136
462#define CONFIG_SYS_P4080_ERRATUM_CPU22
463#define CONFIG_SYS_P4080_ERRATUM_SERDES8
Emil Medveb01c81f2010-08-31 22:57:38 -0500[diff] [blame]464#define CONFIG_SYS_P4080_ERRATUM_SERDES9
Timur Tabi6a62dc42011-04-18 17:16:00 -0500[diff] [blame]465#define CONFIG_SYS_P4080_ERRATUM_SERDES_A001
Timur Tabi90f381d2011-04-01 13:19:36 -0500[diff] [blame]466#define CONFIG_SYS_P4080_ERRATUM_SERDES_A005
Kumar Gala945e59a2011-11-22 06:51:15 -0600[diff] [blame]467#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999
York Sundf2be192011-11-20 10:01:35 -0800[diff] [blame]468#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]469#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
470#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
471#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
472#define CONFIG_SYS_FSL_RMU
473#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]474
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]475/* P5010 is single core version of P5020 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]476#elif defined(CONFIG_PPC_P5010)
477#define CONFIG_MAX_CPUS 1
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]478#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]479#define CONFIG_SYS_FSL_NUM_LAWS 32
480#define CONFIG_SYS_FSL_SEC_COMPAT 4
Timur Tabi293935c2011-11-21 17:10:22 -0600[diff] [blame]481#define CONFIG_FSL_SATA_V2
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]482#define CONFIG_SYS_NUM_FMAN 1
483#define CONFIG_SYS_NUM_FM1_DTSEC 5
484#define CONFIG_SYS_NUM_FM1_10GEC 1
485#define CONFIG_NUM_DDR_CONTROLLERS 1
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]486#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]487#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]488#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]489#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]490#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
491#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Kumar Galaa49034f2011-04-13 00:19:10 -0500[diff] [blame]492#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]493#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
York Sundf2be192011-11-20 10:01:35 -0800[diff] [blame]494#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]495#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
496#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
497#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]498
499#elif defined(CONFIG_PPC_P5020)
500#define CONFIG_MAX_CPUS 2
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]501#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]502#define CONFIG_SYS_FSL_NUM_LAWS 32
503#define CONFIG_SYS_FSL_SEC_COMPAT 4
Timur Tabi293935c2011-11-21 17:10:22 -0600[diff] [blame]504#define CONFIG_FSL_SATA_V2
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]505#define CONFIG_SYS_NUM_FMAN 1
506#define CONFIG_SYS_NUM_FM1_DTSEC 5
507#define CONFIG_SYS_NUM_FM1_10GEC 1
508#define CONFIG_NUM_DDR_CONTROLLERS 2
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]509#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]510#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]511#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]512#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]513#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
514#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Kumar Galaa49034f2011-04-13 00:19:10 -0500[diff] [blame]515#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]516#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
York Sundf2be192011-11-20 10:01:35 -0800[diff] [blame]517#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
Liu Gang78deaa12012-03-08 00:33:14 +0000[diff] [blame]518#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
519#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
520#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]521
Prabhakar Kushwahabeebb882012-04-24 20:16:49 +0000[diff] [blame]522#elif defined(CONFIG_BSC9131)
523#define CONFIG_MAX_CPUS 1
524#define CONFIG_FSL_SDHC_V2_3
525#define CONFIG_SYS_FSL_NUM_LAWS 12
526#define CONFIG_TSECV2
527#define CONFIG_SYS_FSL_SEC_COMPAT 4
528#define CONFIG_NUM_DDR_CONTROLLERS 1
529#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
530#define CONFIG_NAND_FSL_IFC
531#define CONFIG_SYS_FSL_ERRATUM_IFC_A003399
532#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
533
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]534#else
535#error Processor type not defined for this platform
536#endif
537
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]538#ifndef CONFIG_SYS_CCSRBAR_DEFAULT
539#error "CONFIG_SYS_CCSRBAR_DEFAULT is not defined for this platform."
540#endif
541
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]542#endif /* _ASM_MPC85xx_CONFIG_H_ */