Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 3c9d45307ffa2774f3e0a0646c88b87de72dfb30 / . / arch / arm / include / asm / u-boot-arm.h
blob: 9f3cae5ece49dda74466f840a1792f4930b978b2 [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +0000[diff] [blame]1/*
2 * (C) Copyright 2002
3 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
5 *
6 * (C) Copyright 2002
7 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
8 * Alex Zuepke <azu@sysgo.de>
9 *
10 * See file CREDITS for list of people who contributed to this
11 * project.
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
29#ifndef _U_BOOT_ARM_H_
30#define _U_BOOT_ARM_H_ 1
31
32/* for the following variables, see start.S */
Albert Aribaud6d1fcb12010-10-11 13:13:28 +0200[diff] [blame]33extern ulong _bss_start_ofs; /* BSS start relative to _start */
34extern ulong _bss_end_ofs; /* BSS end relative to _start */
Po-Yu Chuang1864b002011-03-01 23:02:04 +0000[diff] [blame]35extern ulong _end_ofs; /* end of image relative to _start */
wdenkc6097192002-11-03 00:24:07 +0000[diff] [blame]36extern ulong IRQ_STACK_START; /* top of IRQ stack */
37extern ulong FIQ_STACK_START; /* top of FIQ stack */
Heiko Schocheraeb29912010-09-17 13:10:39 +0200[diff] [blame]38extern ulong _TEXT_BASE; /* code start */
Albert Aribaud6d1fcb12010-10-11 13:13:28 +0200[diff] [blame]39extern ulong _datarel_start_ofs;
40extern ulong _datarelrolocal_start_ofs;
41extern ulong _datarellocal_start_ofs;
42extern ulong _datarelro_start_ofs;
Heiko Schocheraeb29912010-09-17 13:10:39 +0200[diff] [blame]43extern ulong IRQ_STACK_START_IN; /* 8 bytes in IRQ stack */
wdenkc6097192002-11-03 00:24:07 +0000[diff] [blame]44
45/* cpu/.../cpu.c */
46int cpu_init(void);
47int cleanup_before_linux(void);
48
Simon Glass277e3082011-11-05 03:56:51 +0000[diff] [blame]49/* Set up ARMv7 MMU, caches and TLBs */
50void cpu_init_cp15(void);
51
Jean-Christophe PLAGNIOL-VILLARD23164f12009-04-16 21:30:44 +0200[diff] [blame]52/* cpu/.../arch/cpu.c */
53int arch_cpu_init(void);
Prafulla Wadaskar98196702009-05-31 14:53:20 +0200[diff] [blame]54int arch_misc_init(void);
Fabio Estevam4310ecc2012-04-02 11:19:45 +0000[diff] [blame]55int arch_early_init_r(void);
Jean-Christophe PLAGNIOL-VILLARD23164f12009-04-16 21:30:44 +0200[diff] [blame]56
wdenkc6097192002-11-03 00:24:07 +0000[diff] [blame]57/* board/.../... */
58int board_init(void);
59int dram_init (void);
Heiko Schocheraeb29912010-09-17 13:10:39 +0200[diff] [blame]60void dram_init_banksize (void);
wdenkbc01dd52004-01-02 16:05:07 +0000[diff] [blame]61void setup_serial_tag (struct tag **params);
62void setup_revision_tag (struct tag **params);
wdenkc6097192002-11-03 00:24:07 +0000[diff] [blame]63
wdenkc6097192002-11-03 00:24:07 +0000[diff] [blame]64/* cpu/.../interrupt.c */
Jean-Christophe PLAGNIOL-VILLARDda7b3db2009-05-09 13:21:18 +0200[diff] [blame]65int arch_interrupt_init (void);
wdenkc6097192002-11-03 00:24:07 +0000[diff] [blame]66void reset_timer_masked (void);
67ulong get_timer_masked (void);
68void udelay_masked (unsigned long usec);
69
wdenkc6097192002-11-03 00:24:07 +0000[diff] [blame]70#endif /* _U_BOOT_ARM_H_ */