blob: 23eec5efb68e2431f60c35ca0ae6b1c33f234dfa [file] [log] [blame]
Vikas Manocha1b51c932016-02-11 15:47:20 -08001/*
2 * (C) Copyright 2016
3 * Vikas Manocha, ST Micoelectronics, vikas.manocha@st.com.
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef _STM32_RCC_H
9#define _STM32_RCC_H
10
Michael Kurzc204fb72017-01-22 16:04:24 +010011/*
12 * RCC AHB1ENR specific definitions
13 */
14#define RCC_AHB1ENR_GPIO_A_EN BIT(0)
15#define RCC_AHB1ENR_GPIO_B_EN BIT(1)
16#define RCC_AHB1ENR_GPIO_C_EN BIT(2)
17#define RCC_AHB1ENR_GPIO_D_EN BIT(3)
18#define RCC_AHB1ENR_GPIO_E_EN BIT(4)
19#define RCC_AHB1ENR_GPIO_F_EN BIT(5)
20#define RCC_AHB1ENR_GPIO_G_EN BIT(6)
21#define RCC_AHB1ENR_GPIO_H_EN BIT(7)
22#define RCC_AHB1ENR_GPIO_I_EN BIT(8)
23#define RCC_AHB1ENR_GPIO_J_EN BIT(9)
24#define RCC_AHB1ENR_GPIO_K_EN BIT(10)
25#define RCC_AHB1ENR_ETHMAC_EN BIT(25)
26#define RCC_AHB1ENR_ETHMAC_TX_EN BIT(26)
27#define RCC_AHB1ENR_ETHMAC_RX_EN BIT(27)
28#define RCC_AHB1ENR_ETHMAC_PTP_EN BIT(28)
Vikas Manocha1b51c932016-02-11 15:47:20 -080029
Michael Kurzc204fb72017-01-22 16:04:24 +010030/*
31 * RCC AHB3ENR specific definitions
32 */
33#define RCC_AHB3ENR_FMC_EN BIT(0)
Vikas Manocha1b51c932016-02-11 15:47:20 -080034
35/*
Michael Kurzc204fb72017-01-22 16:04:24 +010036 * RCC APB1ENR specific definitions
Vikas Manocha1b51c932016-02-11 15:47:20 -080037 */
Michael Kurzc204fb72017-01-22 16:04:24 +010038#define RCC_APB1ENR_TIM2EN BIT(0)
39#define RCC_APB1ENR_USART2EN BIT(17)
40#define RCC_APB1ENR_USART3EN BIT(18)
41#define RCC_APB1ENR_PWREN BIT(28)
Vikas Manocha1b51c932016-02-11 15:47:20 -080042
43/*
Michael Kurzc204fb72017-01-22 16:04:24 +010044 * RCC APB2ENR specific definitions
Vikas Manocha1b51c932016-02-11 15:47:20 -080045 */
Michael Kurzc204fb72017-01-22 16:04:24 +010046#define RCC_APB2ENR_USART1EN BIT(4)
47#define RCC_APB2ENR_USART6EN BIT(5)
48#define RCC_APB2ENR_SYSCFGEN BIT(14)
Vikas Manocha1b51c932016-02-11 15:47:20 -080049
50#endif