Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ecab8fa264970a8eafa89e64bf71b6ced75c0792 / . / configs / minnowmax_defconfig
blob: 2d9fa8c8f73891ca33d9a9ab2cab5844774d6528 [file] [log] [blame]
Simon Glass4a56f102015-01-27 22:13:47 -0700[diff] [blame]1CONFIG_X86=y
Bin Meng03b341b2015-04-27 23:22:24 +0800[diff] [blame]2CONFIG_VENDOR_INTEL=y
Simon Glass4a56f102015-01-27 22:13:47 -0700[diff] [blame]3CONFIG_DEFAULT_DEVICE_TREE="minnowmax"
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]4CONFIG_TARGET_MINNOWMAX=y
5CONFIG_HAVE_INTEL_ME=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]6CONFIG_SMP=y
Bin Meng519dee02015-07-09 18:37:40 +0800[diff] [blame]7CONFIG_HAVE_VGA_BIOS=y
Simon Glass1eaaf6c2015-04-29 22:26:03 -0600[diff] [blame]8CONFIG_GENERATE_SFI_TABLE=y
Simon Glass1eaaf6c2015-04-29 22:26:03 -0600[diff] [blame]9CONFIG_CMD_CPU=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]10# CONFIG_CMD_IMLS is not set
11# CONFIG_CMD_FLASH is not set
12# CONFIG_CMD_SETEXPR is not set
13# CONFIG_CMD_NFS is not set
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]14CONFIG_BOOTSTAGE=y
15CONFIG_BOOTSTAGE_REPORT=y
16CONFIG_CMD_BOOTSTAGE=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]17CONFIG_OF_CONTROL=y
18CONFIG_CPU=y
Bin Meng519dee02015-07-09 18:37:40 +0800[diff] [blame]19CONFIG_DM_PCI=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]20CONFIG_SPI_FLASH=y
Simon Glassecab8fa2015-08-10 22:02:52 -0600[diff] [blame^]21CONFIG_DEBUG_UART=y
22CONFIG_DEBUG_UART_BASE=0x3f8
23CONFIG_DEBUG_UART_CLOCK=1843200
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]24CONFIG_VIDEO_VESA=y
25CONFIG_FRAMEBUFFER_SET_VESA_MODE=y
26CONFIG_FRAMEBUFFER_VESA_MODE_11A=y
Simon Glassecab8fa2015-08-10 22:02:52 -0600[diff] [blame^]27CONFIG_USB=y
28CONFIG_DM_USB=y
Bin Meng770fd332015-07-15 16:23:39 +0800[diff] [blame]29CONFIG_DM_RTC=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]30CONFIG_USE_PRIVATE_LIBGCC=y
31CONFIG_SYS_VSNPRINTF=y