Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 26c16d8270098b2ee26d1478166070941a615e1b / . / board / amcc / sequoia / u-boot-nand.lds
blob: cf4229a22e05077a79322e1d9d4522fae78b3a2f [file] [log] [blame]
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]1/*
Stefan Roesebbfcbb72006-09-12 20:19:10 +0200[diff] [blame]2 * (C) Copyright 2006
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24OUTPUT_ARCH(powerpc)
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]25SECTIONS
26{
27 /* Read-only sections, merged into text segment: */
28 . = + SIZEOF_HEADERS;
29 .interp : { *(.interp) }
30 .hash : { *(.hash) }
31 .dynsym : { *(.dynsym) }
32 .dynstr : { *(.dynstr) }
33 .rel.text : { *(.rel.text) }
Wolfgang Denka1be4762008-05-20 16:00:29 +0200[diff] [blame]34 .rela.text : { *(.rela.text) }
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]35 .rel.data : { *(.rel.data) }
Wolfgang Denka1be4762008-05-20 16:00:29 +0200[diff] [blame]36 .rela.data : { *(.rela.data) }
37 .rel.rodata : { *(.rel.rodata) }
38 .rela.rodata : { *(.rela.rodata) }
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]39 .rel.got : { *(.rel.got) }
40 .rela.got : { *(.rela.got) }
41 .rel.ctors : { *(.rel.ctors) }
42 .rela.ctors : { *(.rela.ctors) }
43 .rel.dtors : { *(.rel.dtors) }
44 .rela.dtors : { *(.rela.dtors) }
45 .rel.bss : { *(.rel.bss) }
46 .rela.bss : { *(.rela.bss) }
47 .rel.plt : { *(.rel.plt) }
48 .rela.plt : { *(.rela.plt) }
49 .init : { *(.init) }
50 .plt : { *(.plt) }
51 .text :
52 {
53 /* WARNING - the following is hand-optimized to fit within */
54 /* the sector layout of our flash chips! XXX FIXME XXX */
55
Stefan Roese88fbf932010-04-15 16:07:28 +0200[diff] [blame]56 arch/powerpc/cpu/ppc4xx/start.o (.text)
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]57
Stefan Roesebbfcbb72006-09-12 20:19:10 +0200[diff] [blame]58 /* Align to next NAND block */
59 . = ALIGN(0x4000);
Jean-Christophe PLAGNIOL-VILLARD4436c1e2008-09-10 22:48:01 +0200[diff] [blame]60 common/env_embedded.o (.ppcenv)
Stefan Roesebbfcbb72006-09-12 20:19:10 +0200[diff] [blame]61 /* Keep some space here for redundant env and potential bad env blocks */
62 . = ALIGN(0x10000);
63
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]64 *(.text)
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]65 *(.got1)
66 }
67 _etext = .;
68 PROVIDE (etext = .);
69 .rodata :
70 {
Trent Piepho4438e5e2009-02-18 15:22:05 -0800[diff] [blame]71 *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]72 }
73 .fini : { *(.fini) } =0
74 .ctors : { *(.ctors) }
75 .dtors : { *(.dtors) }
76
77 /* Read-write section, merged into data segment: */
78 . = (. + 0x00FF) & 0xFFFFFF00;
79 _erotext = .;
80 PROVIDE (erotext = .);
81 .reloc :
82 {
83 *(.got)
84 _GOT2_TABLE_ = .;
85 *(.got2)
86 _FIXUP_TABLE_ = .;
87 *(.fixup)
88 }
89 __got2_entries = (_FIXUP_TABLE_ - _GOT2_TABLE_) >>2;
90 __fixup_entries = (. - _FIXUP_TABLE_)>>2;
91
92 .data :
93 {
94 *(.data)
95 *(.data1)
96 *(.sdata)
97 *(.sdata2)
98 *(.dynamic)
99 CONSTRUCTORS
100 }
101 _edata = .;
102 PROVIDE (edata = .);
103
104 . = .;
105 __u_boot_cmd_start = .;
106 .u_boot_cmd : { *(.u_boot_cmd) }
107 __u_boot_cmd_end = .;
108
109
110 . = .;
111 __start___ex_table = .;
112 __ex_table : { *(__ex_table) }
113 __stop___ex_table = .;
114
115 . = ALIGN(256);
116 __init_begin = .;
117 .text.init : { *(.text.init) }
118 .data.init : { *(.data.init) }
119 . = ALIGN(256);
120 __init_end = .;
121
122 __bss_start = .;
Wolfgang Denk828a9782008-01-12 20:31:39 +0100[diff] [blame]123 .bss (NOLOAD) :
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]124 {
125 *(.sbss) *(.scommon)
126 *(.dynbss)
127 *(.bss)
128 *(COMMON)
Selvamuthukumard2454ba2008-10-16 22:54:03 +0530[diff] [blame]129 . = ALIGN(4);
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]130 }
131
132 _end = . ;
133 PROVIDE (end = .);
134}