Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 1de3af6f555d704816480ad4bb640ce640e5eaa1 / . / configs / neu6a-io-rk3588_defconfig
blob: 291e0d26d42d739f58d4b58ba4f3574615a04dad [file] [log] [blame]
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_SKIP_LOWLEVEL_INIT=y
3CONFIG_COUNTER_FREQUENCY=24000000
4CONFIG_ARCH_ROCKCHIP=y
Jonas Karlman45be8102024-05-04 19:43:07 +0000[diff] [blame]5CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3588-edgeble-neu6a-io"
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]6CONFIG_ROCKCHIP_RK3588=y
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]7CONFIG_SPL_SERIAL=y
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]8CONFIG_TARGET_RK3588_NEU6=y
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]9CONFIG_SYS_LOAD_ADDR=0xc00800
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]10CONFIG_DEBUG_UART_BASE=0xFEB50000
11CONFIG_DEBUG_UART_CLOCK=24000000
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]12CONFIG_DEBUG_UART=y
13CONFIG_FIT=y
14CONFIG_FIT_VERBOSE=y
Jonas Karlman488f2b42024-04-22 06:28:59 +0000[diff] [blame]15CONFIG_SPL_FIT_SIGNATURE=y
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]16CONFIG_SPL_LOAD_FIT=y
Jonas Karlman488f2b42024-04-22 06:28:59 +0000[diff] [blame]17CONFIG_LEGACY_IMAGE_FORMAT=y
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]18CONFIG_DEFAULT_FDT_FILE="rockchip/rk3588-edgeble-neu6a-io.dtb"
19# CONFIG_DISPLAY_CPUINFO is not set
20CONFIG_DISPLAY_BOARDINFO_LATE=y
Jonas Karlman488f2b42024-04-22 06:28:59 +0000[diff] [blame]21CONFIG_SPL_MAX_SIZE=0x40000
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]22CONFIG_SPL_PAD_TO=0x7f8000
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]23# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]24CONFIG_SPL_ATF=y
25CONFIG_CMD_GPT=y
26CONFIG_CMD_MMC=y
27# CONFIG_CMD_SETEXPR is not set
28# CONFIG_SPL_DOS_PARTITION is not set
29CONFIG_SPL_OF_CONTROL=y
30CONFIG_OF_LIVE=y
31CONFIG_NET_RANDOM_ETHADDR=y
Jonas Karlman488f2b42024-04-22 06:28:59 +0000[diff] [blame]32CONFIG_SPL_DM_SEQ_ALIAS=y
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]33CONFIG_SPL_REGMAP=y
34CONFIG_SPL_SYSCON=y
35CONFIG_SPL_CLK=y
36CONFIG_ROCKCHIP_GPIO=y
37CONFIG_SYS_I2C_ROCKCHIP=y
38CONFIG_MISC=y
39CONFIG_SUPPORT_EMMC_RPMB=y
40CONFIG_MMC_DW=y
41CONFIG_MMC_DW_ROCKCHIP=y
42CONFIG_MMC_SDHCI=y
43CONFIG_MMC_SDHCI_SDMA=y
44CONFIG_MMC_SDHCI_ROCKCHIP=y
Jonas Karlman488f2b42024-04-22 06:28:59 +0000[diff] [blame]45CONFIG_SPL_PINCTRL=y
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]46CONFIG_PWM_ROCKCHIP=y
47CONFIG_SPL_RAM=y
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]48CONFIG_BAUDRATE=1500000
49CONFIG_DEBUG_UART_SHIFT=2
Jonas Karlman488f2b42024-04-22 06:28:59 +0000[diff] [blame]50CONFIG_SYS_NS16550_MEM32=y
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]51CONFIG_SYSRESET=y
Jagan Teki91dc9f62023-01-30 20:27:49 +0530[diff] [blame]52CONFIG_ERRNO_STR=y