Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 17f36a2358100597e3cca3a977c3d41668ca0670 / . / configs / ls1012a2g5rdb_qspi_defconfig
blob: 07ba4d6472d8b9814c495e363321d4665c35b1ed [file] [log] [blame]
Bhaskar Upadhaya7fff22a2018-01-11 20:03:31 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012A2G5RDB=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x40100000
Ashish Kumar17f36a22020-04-29 17:42:03 +0530[diff] [blame^]4CONFIG_ENV_SIZE=0x2000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_OFFSET=0x300000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]6CONFIG_ENV_SECT_SIZE=0x40000
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]7CONFIG_DM_GPIO=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]8CONFIG_FSL_LS_PPA=y
9CONFIG_QSPI_AHB_INIT=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]10CONFIG_NR_DRAM_BANKS=2
Tom Rinid9669f12018-08-07 21:40:14 -0400[diff] [blame]11CONFIG_AHCI=y
Bhaskar Upadhaya7fff22a2018-01-11 20:03:31 +0530[diff] [blame]12CONFIG_DISTRO_DEFAULTS=y
13# CONFIG_SYS_MALLOC_F is not set
14CONFIG_FIT_VERBOSE=y
15CONFIG_OF_BOARD_SETUP=y
16CONFIG_OF_STDOUT_VIA_ALIAS=y
17CONFIG_SYS_EXTRA_OPTIONS="QSPI_BOOT"
18CONFIG_QSPI_BOOT=y
19CONFIG_BOOTDELAY=10
20CONFIG_USE_BOOTARGS=y
21CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
22# CONFIG_DISPLAY_BOARDINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]23CONFIG_DISPLAY_BOARDINFO_LATE=y
Bhaskar Upadhaya7fff22a2018-01-11 20:03:31 +0530[diff] [blame]24CONFIG_CMD_GREPENV=y
Mario Six00518992018-03-28 14:38:14 +0200[diff] [blame]25CONFIG_CMD_MEMTEST=y
Ashok Reddy Soma41e8edf2020-05-04 15:26:21 +0200[diff] [blame]26CONFIG_SYS_MEMTEST_START=0x80000000
27CONFIG_SYS_MEMTEST_END=0x9fffffff
Bhaskar Upadhaya7fff22a2018-01-11 20:03:31 +0530[diff] [blame]28CONFIG_CMD_GPT=y
29CONFIG_CMD_I2C=y
30CONFIG_CMD_MMC=y
Bhaskar Upadhaya7fff22a2018-01-11 20:03:31 +0530[diff] [blame]31CONFIG_CMD_USB=y
32# CONFIG_CMD_SETEXPR is not set
33CONFIG_CMD_CACHE=y
34CONFIG_OF_CONTROL=y
Tom Rini74060322018-09-03 15:26:12 -0400[diff] [blame]35CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-2g5rdb"
Bhaskar Upadhaya7fff22a2018-01-11 20:03:31 +0530[diff] [blame]36CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]37CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Bhaskar Upadhaya7fff22a2018-01-11 20:03:31 +0530[diff] [blame]38CONFIG_NET_RANDOM_ETHADDR=y
39CONFIG_DM=y
Tom Rinid9669f12018-08-07 21:40:14 -0400[diff] [blame]40CONFIG_SATA_CEVA=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]41CONFIG_DM_I2C=y
Bhaskar Upadhaya7fff22a2018-01-11 20:03:31 +0530[diff] [blame]42CONFIG_DM_MMC=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]43CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]44CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]45CONFIG_DM_SPI_FLASH=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]46# CONFIG_SPI_FLASH_BAR is not set
Kuldeep Singh78f28822020-05-12 14:31:07 +0530[diff] [blame]47CONFIG_SPI_FLASH_SPANSION=y
Ashish Kumar3c2065d2018-06-26 14:48:30 +0530[diff] [blame]48# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Calvin Johnson0e6101a2018-03-08 15:30:35 +0530[diff] [blame]49CONFIG_FSL_PFE=y
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]50CONFIG_DM_ETH=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]51CONFIG_DM_RTC=y
Tom Rinid9669f12018-08-07 21:40:14 -0400[diff] [blame]52CONFIG_DM_SCSI=y
Bhaskar Upadhaya7fff22a2018-01-11 20:03:31 +0530[diff] [blame]53CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]54CONFIG_SPI=y
Bhaskar Upadhaya7fff22a2018-01-11 20:03:31 +0530[diff] [blame]55CONFIG_DM_SPI=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]56CONFIG_FSL_QSPI=y
Bhaskar Upadhaya7fff22a2018-01-11 20:03:31 +0530[diff] [blame]57CONFIG_USB=y
58CONFIG_DM_USB=y
59CONFIG_USB_XHCI_HCD=y
60CONFIG_USB_XHCI_DWC3=y