Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 173321c589fbfb148c76bb831177838120e7c406 / . / configs / socfpga_stratix10_defconfig
blob: 6aff07d778416b8d976314984d70be8f6a31fa22 [file] [log] [blame]
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]1CONFIG_ARM=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=400000000
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]3CONFIG_ARCH_SOCFPGA=y
4CONFIG_SYS_TEXT_BASE=0x1000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x500000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_SIZE=0x1000
8CONFIG_ENV_OFFSET=0x200
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]9CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="socfpga_stratix10_socdk"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]11CONFIG_SPL_TEXT_BASE=0xFFE00000
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]12CONFIG_TARGET_SOCFPGA_STRATIX10_SOCDK=y
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]13CONFIG_IDENT_STRING="socfpga_stratix10"
Tien Fong Chee6fd0a712019-01-23 14:20:03 +0800[diff] [blame]14CONFIG_SPL_FS_FAT=y
Tom Rinifa943162020-10-29 10:48:01 -0400[diff] [blame]15# CONFIG_PSCI_RESET is not set
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]16CONFIG_SYS_LOAD_ADDR=0x02000000
Tom Rini76fbc6f2022-04-01 10:33:18 -0400[diff] [blame]17CONFIG_SYS_MEMTEST_START=0x00000000
18CONFIG_SYS_MEMTEST_END=0x3fe00000
Tom Rini4d1e4f62020-05-14 08:30:09 -0400[diff] [blame]19CONFIG_OPTIMIZE_INLINING=y
20CONFIG_SPL_OPTIMIZE_INLINING=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]21CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
22CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x101000
Alper Nebi Yasak2beb0f42022-01-29 18:25:30 +0300[diff] [blame]23CONFIG_REMAKE_ELF=y
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]24CONFIG_BOOTDELAY=5
Tom Rini97faf612020-06-16 19:06:12 -0400[diff] [blame]25CONFIG_USE_BOOTARGS=y
26CONFIG_BOOTARGS="earlycon"
Siew Chin Lim14b8a482021-03-01 20:04:14 +0800[diff] [blame]27CONFIG_USE_BOOTCOMMAND=y
28CONFIG_BOOTCOMMAND="run fatscript; run mmcload; run linux_qspi_enable; run mmcboot"
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]29CONFIG_SPL_MAX_SIZE=0x40000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]30CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
31CONFIG_SPL_BSS_START_ADDR=0x3ff00000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]32CONFIG_SPL_BSS_MAX_SIZE=0x100000
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]33# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
34CONFIG_SPL_STACK=0xffe3f000
Tom Rini166e3222022-05-27 12:48:32 -0400[diff] [blame]35CONFIG_SYS_SPL_MALLOC=y
36CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y
37CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0x3fa00000
38CONFIG_SYS_SPL_MALLOC_SIZE=0x500000
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]39CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]40CONFIG_SYS_SPI_U_BOOT_OFFS=0x3C00000
Tom Rini06d06f72022-05-27 17:13:52 -0400[diff] [blame]41CONFIG_SPL_TARGET="spl/u-boot-spl-dtb.hex"
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]42CONFIG_HUSH_PARSER=y
43CONFIG_SYS_PROMPT="SOCFPGA_STRATIX10 # "
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]44CONFIG_SYS_MAXARGS=64
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]45CONFIG_SYS_PBSIZE=2085
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]46CONFIG_CMD_MEMTEST=y
47# CONFIG_CMD_FLASH is not set
48CONFIG_CMD_GPIO=y
49CONFIG_CMD_I2C=y
50CONFIG_CMD_MMC=y
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]51CONFIG_CMD_SPI=y
52CONFIG_CMD_USB=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]53CONFIG_CMD_WDT=y
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]54CONFIG_CMD_DHCP=y
55CONFIG_CMD_MII=y
56CONFIG_CMD_PING=y
57CONFIG_CMD_CACHE=y
58CONFIG_CMD_EXT4=y
59CONFIG_CMD_FAT=y
60CONFIG_CMD_FS_GENERIC=y
61CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]62CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]63CONFIG_USE_BOOTFILE=y
64CONFIG_BOOTFILE="Image"
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]65CONFIG_NET_RANDOM_ETHADDR=y
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]66CONFIG_SPL_DM_SEQ_ALIAS=y
Ley Foon Tan3fdf4362019-05-06 09:56:01 +0800[diff] [blame]67CONFIG_SPL_ALTERA_SDRAM=y
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]68CONFIG_DWAPB_GPIO=y
69CONFIG_DM_I2C=y
70CONFIG_SYS_I2C_DW=y
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]71CONFIG_MMC_DW=y
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]72CONFIG_MTD=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]73CONFIG_SF_DEFAULT_MODE=0x2003
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]74CONFIG_SPI_FLASH_SPANSION=y
75CONFIG_SPI_FLASH_STMICRO=y
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]76CONFIG_PHY_MICREL=y
77CONFIG_PHY_MICREL_KSZ90X1=y
78CONFIG_DM_ETH=y
79CONFIG_ETH_DESIGNWARE=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]80CONFIG_MII=y
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]81CONFIG_DM_RESET=y
82CONFIG_SPI=y
83CONFIG_CADENCE_QSPI=y
84CONFIG_DESIGNWARE_SPI=y
85CONFIG_USB=y
Ley Foon Tan9c407b52018-05-24 00:17:32 +0800[diff] [blame]86CONFIG_USB_DWC2=y
87CONFIG_USB_STORAGE=y
Marek Vasut40919d92019-06-27 00:26:34 +0200[diff] [blame]88CONFIG_DESIGNWARE_WATCHDOG=y
Marek Vasut8655f672019-06-27 01:19:23 +0200[diff] [blame]89CONFIG_WDT=y
90# CONFIG_SPL_USE_TINY_PRINTF is not set
Chin Liang Seea0437392020-08-05 18:34:33 +0800[diff] [blame]91CONFIG_PANIC_HANG=y