Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 121dd4914ea6b597853f7237063d02eab4e9ad3e / . / configs / imx28_xea_sb_defconfig
blob: aa1116aa4b0a08efb1c2642dd1c1b70c34f0510d [file] [log] [blame]
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]1CONFIG_ARM=y
2CONFIG_SPL_SYS_THUMB_BUILD=y
3CONFIG_ARCH_MX28=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x40002000
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]5CONFIG_SYS_MALLOC_F_LEN=0x800
6CONFIG_SPL_LIBCOMMON_SUPPORT=y
7CONFIG_SPL_LIBGENERIC_SUPPORT=y
8CONFIG_NR_DRAM_BANKS=1
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]9CONFIG_SF_DEFAULT_SPEED=40000000
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]10CONFIG_DM_GPIO=y
11CONFIG_SPL_DM_SPI=y
12CONFIG_DEFAULT_DEVICE_TREE="imx28-xea"
13CONFIG_SPL_TEXT_BASE=0x1000
14CONFIG_TARGET_XEA=y
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]15CONFIG_SPL=y
16CONFIG_ENV_OFFSET_REDUND=0x90000
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]17CONFIG_SYS_LOAD_ADDR=0x42000000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]18CONFIG_SPL_PAYLOAD="u-boot.img"
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]19CONFIG_FIT=y
20CONFIG_OF_BOARD_SETUP=y
21CONFIG_USE_BOOTARGS=y
22CONFIG_BOOTARGS="console=ttyAMA0,115200n8"
23CONFIG_USE_PREBOOT=y
24CONFIG_PREBOOT="run prebootcmd"
25CONFIG_BOARD_EARLY_INIT_F=y
Lukasz Majewski80361a12024-03-29 12:18:08 +0100[diff] [blame]26CONFIG_BOARD_LATE_INIT=y
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]27# CONFIG_SPL_FRAMEWORK is not set
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]28CONFIG_SPL_NO_BSS_LIMIT=y
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]29CONFIG_SPL_BOARD_INIT=y
30# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
31CONFIG_SPL_SYS_MALLOC_SIMPLE=y
Simon Glass18422832024-08-22 07:55:00 -0600[diff] [blame]32CONFIG_SPL_SYS_MMCSD_RAW_MODE=y
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]33CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
34CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0
35CONFIG_SUPPORT_EMMC_BOOT_OVERRIDE_PART_CONFIG=y
36CONFIG_SPL_DMA=y
37CONFIG_SPL_DM_SPI_FLASH=y
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]38CONFIG_HUSH_PARSER=y
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]39CONFIG_SYS_MAXARGS=32
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]40CONFIG_CMD_SPL=y
41CONFIG_CMD_ASKENV=y
42CONFIG_CMD_GREPENV=y
43CONFIG_CMD_DM=y
44CONFIG_CMD_GPIO=y
45CONFIG_CMD_MMC=y
46CONFIG_CMD_MTD=y
47# CONFIG_CMD_PINMUX is not set
48CONFIG_CMD_SPI=y
49CONFIG_CMD_USB=y
50CONFIG_CMD_DHCP=y
51CONFIG_CMD_MII=y
52CONFIG_CMD_PING=y
53CONFIG_CMD_CACHE=y
54CONFIG_CMD_REGULATOR=y
55CONFIG_CMD_EXT4=y
56CONFIG_CMD_FS_GENERIC=y
57CONFIG_CMD_MTDPARTS=y
58CONFIG_OF_CONTROL=y
59CONFIG_SPL_OF_CONTROL=y
60CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent interrupts"
61CONFIG_SPL_OF_PLATDATA=y
62# CONFIG_SPL_OF_PLATDATA_PARENT is not set
63CONFIG_ENV_OVERWRITE=y
64CONFIG_ENV_IS_IN_SPI_FLASH=y
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]65CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]66CONFIG_USE_BOOTFILE=y
67CONFIG_BOOTFILE="uImage"
Tom Rini1479a832022-12-02 16:42:27 -0500[diff] [blame]68CONFIG_USE_HOSTNAME=y
69CONFIG_HOSTNAME="xea"
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]70CONFIG_NET_RANDOM_ETHADDR=y
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]71CONFIG_SPL_DM=y
72CONFIG_DEVRES=y
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]73CONFIG_MXS_GPIO=y
74CONFIG_SUPPORT_EMMC_BOOT=y
75CONFIG_MMC_MXS=y
76CONFIG_MTD=y
77CONFIG_DM_MTD=y
78CONFIG_DM_SPI_FLASH=y
Lukasz Majewski56d7e442024-01-12 17:01:48 +0100[diff] [blame]79CONFIG_SF_DEFAULT_BUS=2
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]80CONFIG_SPI_FLASH_SFDP_SUPPORT=y
81CONFIG_SPI_FLASH_ISSI=y
82CONFIG_SPI_FLASH_SPANSION=y
83CONFIG_SPI_FLASH_STMICRO=y
84# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
85CONFIG_SPI_FLASH_MTD=y
86CONFIG_PHYLIB=y
87CONFIG_PHY_ADDR_ENABLE=y
88CONFIG_PHY_ADDR=1
89CONFIG_PHY_FIXED=y
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]90CONFIG_FEC_MXC=y
91CONFIG_MII=y
92CONFIG_PINCTRL=y
93CONFIG_PINCTRL_MXS=y
94CONFIG_DM_REGULATOR=y
95CONFIG_DM_REGULATOR_FIXED=y
96CONFIG_DM_REGULATOR_GPIO=y
Lukasz Majewski654eb8e2023-05-19 12:43:58 +0200[diff] [blame]97CONFIG_SPECIFY_CONSOLE_INDEX=y
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]98CONFIG_CONS_INDEX=0
Lukasz Majewski654eb8e2023-05-19 12:43:58 +0200[diff] [blame]99CONFIG_DM_SERIAL=y
Lukasz Majewski77504852021-12-27 11:46:40 +0100[diff] [blame]100CONFIG_SPI=y
101CONFIG_DM_SPI=y
102CONFIG_MXS_SPI=y
103CONFIG_USB=y
104# CONFIG_SPL_DM_USB is not set
105CONFIG_USB_EHCI_HCD=y
106CONFIG_USB_STORAGE=y
107CONFIG_FS_FAT=y
108# CONFIG_SPL_OF_LIBFDT is not set