blob: 672746a181640a7445ae783fa2273206316aabdf [file] [log] [blame]
Thomas Choufb798b12015-10-09 13:46:34 +08001menu "Timer Support"
2
3config TIMER
Bin Meng8a7b8642015-11-13 00:11:14 -08004 bool "Enable driver model for timer drivers"
Thomas Choufb798b12015-10-09 13:46:34 +08005 depends on DM
6 help
Bin Meng8a7b8642015-11-13 00:11:14 -08007 Enable driver model for timer access. It uses the same API as
8 lib/time.c, but now implemented by the uclass. The first timer
Thomas Choufb798b12015-10-09 13:46:34 +08009 will be used. The timer is usually a 32 bits free-running up
10 counter. There may be no real tick, and no timer interrupt.
11
Philipp Tomsich4fac4ea2017-07-28 17:38:42 +020012config SPL_TIMER
13 bool "Enable driver model for timer drivers in SPL"
14 depends on TIMER && SPL
15 help
16 Enable support for timer drivers in SPL. These can be used to get
17 a timer value when in SPL, or perhaps for implementing a delay
18 function. This enables the drivers in drivers/timer as part of an
19 SPL build.
20
21config TPL_TIMER
22 bool "Enable driver model for timer drivers in TPL"
23 depends on TIMER && TPL
24 help
25 Enable support for timer drivers in TPL. These can be used to get
26 a timer value when in TPL, or perhaps for implementing a delay
27 function. This enables the drivers in drivers/timer as part of an
28 TPL build.
29
Simon Glass32f6c172016-02-24 09:14:49 -070030config TIMER_EARLY
31 bool "Allow timer to be used early in U-Boot"
32 depends on TIMER
Simon Glass6abd89b2018-09-02 17:02:24 -060033 # initr_bootstage() requires a timer and is called before initr_dm()
34 # so only the early timer is available
35 default y if X86 && BOOTSTAGE
Simon Glass32f6c172016-02-24 09:14:49 -070036 help
37 In some cases the timer must be accessible before driver model is
38 active. Examples include when using CONFIG_TRACE to trace U-Boot's
39 execution before driver model is set up. Enable this option to
40 use an early timer. These functions must be supported by your timer
41 driver: timer_early_get_count() and timer_early_get_rate().
42
Thomas Chou221d2ac2015-10-22 22:28:53 +080043config ALTERA_TIMER
Bin Meng8a7b8642015-11-13 00:11:14 -080044 bool "Altera timer support"
Thomas Chou221d2ac2015-10-22 22:28:53 +080045 depends on TIMER
46 help
Bin Meng8a7b8642015-11-13 00:11:14 -080047 Select this to enable a timer for Altera devices. Please find
Thomas Chou221d2ac2015-10-22 22:28:53 +080048 details on the "Embedded Peripherals IP User Guide" of Altera.
49
Sean Anderson5a238652020-10-25 21:46:57 -040050config ANDES_PLMT_TIMER
Sean Anderson5abf1f32020-10-25 21:46:56 -040051 bool
52 depends on RISCV_MMODE || SPL_RISCV_MMODE
53 help
54 The Andes PLMT block holds memory-mapped mtime register
55 associated with timer tick.
56
Bin Meng19f88b22018-10-10 22:07:02 -070057config ARC_TIMER
58 bool "ARC timer support"
59 depends on TIMER && ARC && CLK
60 help
61 Select this to enable built-in ARC timers.
62 ARC cores may have up to 2 built-in timers: timer0 and timer1,
63 usually at least one of them exists. Either of them is supported
64 in U-Boot.
65
66config AST_TIMER
67 bool "Aspeed ast2400/ast2500 timer support"
68 depends on TIMER
69 default y if ARCH_ASPEED
70 help
71 Select this to enable timer for Aspeed ast2400/ast2500 devices.
72 This is a simple sys timer driver, it is compatible with lib/time.c,
73 but does not support any interrupts. Even though SoC has 8 hardware
74 counters, they are all treated as a single device by this driver.
75 This is mostly because they all share several registers which
76 makes it difficult to completely separate them.
77
78config ATCPIT100_TIMER
79 bool "ATCPIT100 timer support"
80 depends on TIMER
81 help
82 Select this to enable a ATCPIT100 timer which will be embedded
83 in AE3XX, AE250 boards.
84
Wenyou.Yang@microchip.comce8a36f2017-08-15 17:40:26 +080085config ATMEL_PIT_TIMER
86 bool "Atmel periodic interval timer support"
87 depends on TIMER
88 help
89 Select this to enable a periodic interval timer for Atmel devices,
90 it is designed to offer maximum accuracy and efficient management,
91 even for systems with long response time.
92
Clément Léger7e5c11b2022-03-31 10:55:06 +020093config ATMEL_TCB_TIMER
94 bool "Atmel timer counter support"
95 depends on TIMER
96 depends on ARCH_AT91
97 help
98 Select this to enable the use of the timer counter as a monotonic
99 counter.
100
Michal Simekc3caac52018-04-17 13:40:46 +0200101config CADENCE_TTC_TIMER
102 bool "Cadence TTC (Triple Timer Counter)"
103 depends on TIMER
104 help
105 Enables support for the cadence ttc driver. This driver is present
106 on Xilinx Zynq and ZynqMP SoCs.
107
Marek Vasut442c0f12018-08-18 15:58:32 +0200108config DESIGNWARE_APB_TIMER
109 bool "Designware APB Timer"
110 depends on TIMER
111 help
112 Enables support for the Designware APB Timer driver. This timer is
113 present on Altera SoCFPGA SoCs.
114
Bin Meng19f88b22018-10-10 22:07:02 -0700115config MPC83XX_TIMER
116 bool "MPC83xx timer support"
117 depends on TIMER
Bin Mengb2aa4c52015-11-13 00:11:24 -0800118 help
Bin Meng19f88b22018-10-10 22:07:02 -0700119 Select this to enable support for the timer found on
120 devices based on the MPC83xx family of SoCs.
Bin Mengb2aa4c52015-11-13 00:11:24 -0800121
Marek Vasut6be61c62019-05-04 17:30:58 +0200122config RENESAS_OSTM_TIMER
123 bool "Renesas RZ/A1 R7S72100 OSTM Timer"
124 depends on TIMER
125 help
126 Enables support for the Renesas OSTM Timer driver.
127 This timer is present on Renesas RZ/A1 R7S72100 SoCs.
128
Bin Meng917d2b82021-07-28 12:00:22 +0800129config X86_TSC_TIMER_FREQ
130 int "x86 TSC timer frequency in Hz"
Bin Meng855e6572018-10-13 20:52:10 -0700131 depends on X86_TSC_TIMER
Bin Meng917d2b82021-07-28 12:00:22 +0800132 default 1000000000
Bin Meng855e6572018-10-13 20:52:10 -0700133 help
Bin Meng917d2b82021-07-28 12:00:22 +0800134 Sets the estimated CPU frequency in Hz when TSC is used as the
Bin Meng855e6572018-10-13 20:52:10 -0700135 early timer and the frequency can neither be calibrated via some
136 hardware ways, nor got from device tree at the time when device
137 tree is not available yet.
138
Stephan Gerhold7b0c1c52020-01-04 18:45:15 +0100139config NOMADIK_MTU_TIMER
140 bool "Nomadik MTU Timer"
141 depends on TIMER
142 help
143 Enables support for the Nomadik Multi Timer Unit (MTU),
144 used in ST-Ericsson Ux500 SoCs.
145 The MTU provides 4 decrementing free-running timers.
146 At the moment, only the first timer is used by the driver.
147
Mugunthan V Nafae3702015-12-24 16:08:07 +0530148config OMAP_TIMER
149 bool "Omap timer support"
150 depends on TIMER
151 help
152 Select this to enable an timer for Omap devices.
153
Bin Meng25399032018-12-12 06:12:27 -0800154config RISCV_TIMER
155 bool "RISC-V timer support"
156 depends on TIMER && RISCV
157 help
Sean Anderson9baaaef2020-09-28 10:52:21 -0400158 Select this to enable support for a generic RISC-V S-Mode timer
159 driver.
Bin Meng25399032018-12-12 06:12:27 -0800160
Bin Meng19f88b22018-10-10 22:07:02 -0700161config ROCKCHIP_TIMER
162 bool "Rockchip timer support"
maxims@google.comf57bd002017-01-18 13:44:55 -0800163 depends on TIMER
maxims@google.comf57bd002017-01-18 13:44:55 -0800164 help
Bin Meng19f88b22018-10-10 22:07:02 -0700165 Select this to enable support for the timer found on
166 Rockchip devices.
167
168config SANDBOX_TIMER
169 bool "Sandbox timer support"
170 depends on SANDBOX && TIMER
171 help
172 Select this to enable an emulated timer for sandbox. It gets
173 time from host os.
maxims@google.comf57bd002017-01-18 13:44:55 -0800174
Patrice Chotard200a7992017-02-21 13:37:05 +0100175config STI_TIMER
176 bool "STi timer support"
177 depends on TIMER
178 default y if ARCH_STI
179 help
180 Select this to enable a timer for STi devices.
181
Patrice Chotardfdfefdc2018-02-07 10:44:45 +0100182config STM32_TIMER
Bin Meng19f88b22018-10-10 22:07:02 -0700183 bool "STM32 timer support"
Patrice Chotardfdfefdc2018-02-07 10:44:45 +0100184 depends on TIMER
185 help
186 Select this to enable support for the timer found on
187 STM32 devices.
188
Bin Meng19f88b22018-10-10 22:07:02 -0700189config X86_TSC_TIMER
190 bool "x86 Time-Stamp Counter (TSC) timer support"
191 depends on TIMER && X86
Mario Six3c516552018-08-06 10:23:38 +0200192 help
Bin Meng19f88b22018-10-10 22:07:02 -0700193 Select this to enable Time-Stamp Counter (TSC) timer for x86.
Mario Six3c516552018-08-06 10:23:38 +0200194
Simon Glassd3edd422019-12-06 21:41:49 -0700195config X86_TSC_READ_BASE
196 bool "Read the TSC timer base on start-up"
197 depends on X86_TSC_TIMER
198 help
199 On x86 platforms the TSC timer tick starts at the value 0 on reset.
200 This it makes no sense to read the timer on boot and use that as the
201 base, since we will miss some time taken to load U-Boot, etc. This
202 delay is controlled by the SoC and we cannot reduce it, but for
203 bootstage we want to record the time since reset as accurately as
204 possible.
205
206 The only exception is when U-Boot is used as a secondary bootloader,
207 where this option should be enabled.
208
Simon Glassbba203e2019-12-06 21:41:50 -0700209config TPL_X86_TSC_TIMER_NATIVE
210 bool "x86 TSC timer uses native calibration"
211 depends on TPL && X86_TSC_TIMER
212 help
213 Selects native timer calibration for TPL and don't include the other
214 methods in the code. This helps to reduce code size in TPL and works
215 on fairly modern Intel chips. Code-size reductions is about 700
216 bytes.
217
developer4a347352018-11-15 10:07:56 +0800218config MTK_TIMER
219 bool "MediaTek timer support"
220 depends on TIMER
221 help
222 Select this to enable support for the timer found on
223 MediaTek devices.
224
Claudiu Beznea5669c3d2020-09-07 18:36:33 +0300225config MCHP_PIT64B_TIMER
226 bool "Microchip 64-bit periodic interval timer support"
227 depends on TIMER
228 help
229 Select this to enable support for Microchip 64-bit periodic
230 interval timer.
231
Giulio Benetti9aed42b2021-05-13 12:18:31 +0200232config IMX_GPT_TIMER
233 bool "NXP i.MX GPT timer support"
234 depends on TIMER
235 help
236 Select this to enable support for the timer found on
237 NXP i.MX devices.
238
Thomas Choufb798b12015-10-09 13:46:34 +0800239endmenu