blob: e3797a8efdc3b0292f093b3a03f21bde977e7d96 [file] [log] [blame]
Michal Simeka335bd22016-04-07 16:00:11 +02001/*
2 * Configuration for Xilinx ZynqMP zc1751 XM015 DC1
3 *
4 * (C) Copyright 2015 Xilinx, Inc.
5 * Michal Simek <michal.simek@xilinx.com>
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#ifndef __CONFIG_ZYNQMP_ZC1751_XM015_DC1_H
11#define __CONFIG_ZYNQMP_ZC1751_XM015_DC1_H
12
13#define CONFIG_ZYNQ_SDHCI0
14#define CONFIG_ZYNQ_SDHCI1
Michal Simeka335bd22016-04-07 16:00:11 +020015#define CONFIG_ZYNQMP_XHCI_LIST {ZYNQMP_USB0_XHCI_BASEADDR}
16
Michal Simeka335bd22016-04-07 16:00:11 +020017#include <configs/xilinx_zynqmp.h>
18
19#endif /* __CONFIG_ZYNQMP_ZC1751_XM015_DC1_H */