blob: 41cab6d0ef5922c221abf29204c20acaa350a215 [file] [log] [blame]
Nobuhiro Iwamatsu7fbb92b2013-11-21 17:07:46 +09001/*
2 * include/configs/koelsch.h
3 *
4 * Copyright (C) 2013 Renesas Electronics Corporation
5 *
6 * SPDX-License-Identifier: GPL-2.0
7 */
8
9#ifndef __KOELSCH_H
10#define __KOELSCH_H
11
Nobuhiro Iwamatsub6169ac2014-11-10 14:34:07 +090012#include "rcar-gen2-common.h"
Nobuhiro Iwamatsu04207bc2014-03-31 15:22:31 +090013
Marek Vasutb0fd6e22018-04-17 14:13:11 +020014#define CONFIG_SYS_INIT_SP_ADDR 0x4f000000
15#define STACK_AREA_SIZE 0x00100000
16#define LOW_LEVEL_MERAM_STACK \
Nobuhiro Iwamatsu7fbb92b2013-11-21 17:07:46 +090017 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
18
19/* MEMORY */
Nobuhiro Iwamatsub6169ac2014-11-10 14:34:07 +090020#define RCAR_GEN2_SDRAM_BASE 0x40000000
21#define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
22#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
Nobuhiro Iwamatsu7fbb92b2013-11-21 17:07:46 +090023
Nobuhiro Iwamatsu157585e2013-10-20 20:37:17 +090024/* SH Ether */
Nobuhiro Iwamatsu157585e2013-10-20 20:37:17 +090025#define CONFIG_SH_ETHER_USE_PORT 0
26#define CONFIG_SH_ETHER_PHY_ADDR 0x1
27#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
28#define CONFIG_SH_ETHER_CACHE_WRITEBACK
29#define CONFIG_SH_ETHER_CACHE_INVALIDATE
Marek Vasutb0fd6e22018-04-17 14:13:11 +020030#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
Nobuhiro Iwamatsu157585e2013-10-20 20:37:17 +090031#define CONFIG_BITBANGMII
32#define CONFIG_BITBANGMII_MULTI
Nobuhiro Iwamatsu157585e2013-10-20 20:37:17 +090033
Nobuhiro Iwamatsu7fbb92b2013-11-21 17:07:46 +090034/* Board Clock */
Nobuhiro Iwamatsuc7922f32014-03-31 11:06:46 +090035#define RMOBILE_XTAL_CLK 20000000u
36#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
37#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2)
Nobuhiro Iwamatsu2546d4f2013-09-11 15:04:33 +090038
Marek Vasutb0fd6e22018-04-17 14:13:11 +020039#define CONFIG_SYS_TMU_CLK_DIV 4
Nobuhiro Iwamatsue7c981e2014-03-27 14:13:06 +090040
Marek Vasutb0fd6e22018-04-17 14:13:11 +020041#define CONFIG_EXTRA_ENV_SETTINGS \
42 "fdt_high=0xffffffff\0" \
43 "initrd_high=0xffffffff\0"
Nobuhiro Iwamatsue02f1742014-12-02 16:52:24 +090044
Marek Vasutb0fd6e22018-04-17 14:13:11 +020045/* SPL support */
46#define CONFIG_SPL_TEXT_BASE 0xe6300000
47#define CONFIG_SPL_STACK 0xe6340000
48#define CONFIG_SPL_MAX_SIZE 0x4000
49#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x140000
50#ifdef CONFIG_SPL_BUILD
51#define CONFIG_CONS_SCIF0
52#define CONFIG_SH_SCIF_CLK_FREQ 65000000
53#endif
Nobuhiro Iwamatsuaf33ae72014-11-12 13:03:54 +090054
Nobuhiro Iwamatsu7fbb92b2013-11-21 17:07:46 +090055#endif /* __KOELSCH_H */