blob: bf32782d17267ebd6316d721f9e65d4c38f7e31b [file] [log] [blame]
Mingkai Hu0e58b512015-10-26 19:47:50 +08001/*
2 * Copyright 2015 Freescale Semiconductor, Inc.
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 *
6 */
7
8#ifndef __ASM_ARCH_FSL_LAYERSCAPE_CLOCK_H_
9#define __ASM_ARCH_FSL_LAYERSCAPE_CLOCK_H_
10
11#include <common.h>
12
13enum mxc_clock {
14 MXC_ARM_CLK = 0,
15 MXC_BUS_CLK,
16 MXC_UART_CLK,
17 MXC_ESDHC_CLK,
18 MXC_I2C_CLK,
19 MXC_DSPI_CLK,
20};
21
22unsigned int mxc_get_clock(enum mxc_clock clk);
Simon Glass243182c2017-05-17 08:23:06 -060023ulong get_ddr_freq(ulong);
24uint get_svr(void);
Mingkai Hu0e58b512015-10-26 19:47:50 +080025
26#endif /* __ASM_ARCH_FSL_LAYERSCAPE_CLOCK_H_ */