Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0d3a926544f90095947c32194c7363fe6ef82802 / . / configs / T2080QDS_SPIFLASH_defconfig
blob: 1353f3311b9d04fea77735ddebd4653b7a0abbcb [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_PPC=y
Pali Rohár18209f72022-06-16 14:19:44 +0200[diff] [blame]2CONFIG_SYS_TEXT_BASE=0x00200000
Simon Glassf2a89462016-09-12 23:18:41 -0600[diff] [blame]3CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glassb16c92c2016-09-12 23:18:43 -0600[diff] [blame]4CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x2000
6CONFIG_ENV_OFFSET=0x100000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]7CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="t2080qds"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]9CONFIG_SPL_TEXT_BASE=0xFFFD8000
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]10CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]11CONFIG_SPL_DRIVERS_MISC=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]12CONFIG_SPL=y
Simon Glass219d6122016-09-12 23:18:57 -0600[diff] [blame]13CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]14CONFIG_SPL_SPI=y
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]15CONFIG_MPC85xx=y
York Sund1a6c0f2016-11-21 12:46:58 -0800[diff] [blame]16CONFIG_TARGET_T2080QDS=y
Tom Rinia7fa9762022-06-15 12:03:45 -0400[diff] [blame]17CONFIG_ENABLE_36BIT_PHYS=y
Tom Rini2daaf642022-06-25 11:02:43 -0400[diff] [blame]18CONFIG_SYS_BOOK3E_HV=y
Tom Rini41e1a592022-06-27 13:35:46 -0400[diff] [blame]19CONFIG_SYS_CACHE_STASHING=y
Tom Rini667dd4f2022-06-10 22:59:37 -0400[diff] [blame]20CONFIG_SYS_MPC85XX_NO_RESETVEC=y
Tom Rini7485ebf62022-06-20 08:07:45 -0400[diff] [blame]21CONFIG_PCIE1=y
22CONFIG_PCIE2=y
23CONFIG_PCIE3=y
24CONFIG_PCIE4=y
25CONFIG_FSL_USE_PCA9547_MUX=y
26CONFIG_VID=y
27CONFIG_VID_FLS_ENV="t208xqds_vdd_mv"
28CONFIG_VOL_MONITOR_IR36021_READ=y
29CONFIG_VOL_MONITOR_IR36021_SET=y
Tom Rinibc7b0df2022-07-31 21:08:27 -0400[diff] [blame]30CONFIG_SYS_FSL_NUM_CC_PLLS=2
Tom Rini7485ebf62022-06-20 08:07:45 -0400[diff] [blame]31CONFIG_FSL_QIXIS=y
32# CONFIG_QIXIS_I2C_ACCESS is not set
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]33CONFIG_MP=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]34CONFIG_FIT=y
35CONFIG_FIT_VERBOSE=y
36CONFIG_OF_BOARD_SETUP=y
37CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini8c70baa2021-12-14 13:36:40 -0500[diff] [blame]38CONFIG_DYNAMIC_SYS_CLK_FREQ=y
Tom Rini9ff815a2021-08-24 23:11:49 -0400[diff] [blame]39CONFIG_RAMBOOT_PBL=y
Tom Rini886e6e32022-03-23 17:20:03 -0400[diff] [blame]40CONFIG_SPIFLASH=y
Tom Rini9ff815a2021-08-24 23:11:49 -0400[diff] [blame]41CONFIG_SYS_FSL_PBL_PBI="board/freescale/t208xqds/t208x_pbi.cfg"
42CONFIG_SYS_FSL_PBL_RCW="board/freescale/t208xqds/t2080_spi_rcw.cfg"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]43CONFIG_BOOTDELAY=10
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]44CONFIG_USE_BOOTCOMMAND=y
45CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs;setenv ramdiskaddr 0x02000000;setenv fdtaddr 0x00c00000;setenv loadaddr 0x1000000;bootm $loadaddr $ramdiskaddr $fdtaddr"
Tom Rinif05f9d82022-04-13 09:14:57 -0400[diff] [blame]46CONFIG_ARCH_MISC_INIT=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]47CONFIG_BOARD_EARLY_INIT_R=y
Tom Rini623d67e2018-02-06 12:15:38 -0500[diff] [blame]48# CONFIG_SPL_FRAMEWORK is not set
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]49CONFIG_SPL_MAX_SIZE=0x28000
50CONFIG_SPL_PAD_TO=0x40000
Tom Rinie5678e42019-06-01 14:20:25 -0400[diff] [blame]51CONFIG_SPL_SPI_BOOT=y
52CONFIG_SPL_FSL_PBL=y
Tom Rini17845c52022-05-21 11:26:27 -0400[diff] [blame]53CONFIG_SPL_SYS_CCSR_DO_NOT_RELOCATE=y
Tom Rini6b15c162022-05-13 12:26:35 -0400[diff] [blame]54CONFIG_SPL_FLUSH_IMAGE=y
55CONFIG_SPL_SKIP_RELOCATE=y
Tom Rinid75a7792022-05-27 16:19:05 -0400[diff] [blame]56CONFIG_SPL_GD_ADDR=0xfffc8000
Tom Rini6de36a72022-05-26 16:59:30 -0400[diff] [blame]57CONFIG_SPL_RELOC_STACK=0xfffd8000
58CONFIG_SPL_RELOC_MALLOC=y
59CONFIG_SPL_RELOC_MALLOC_ADDR=0xfffcb000
60CONFIG_SPL_RELOC_MALLOC_SIZE=0xc800
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]61CONFIG_SPL_ENV_SUPPORT=y
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]62CONFIG_SPL_I2C=y
Simon Glass64571062021-08-08 12:20:16 -0600[diff] [blame]63CONFIG_SPL_MPC8XXX_INIT_DDR=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]64CONFIG_HUSH_PARSER=y
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]65CONFIG_SYS_PBSIZE=276
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]66CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]67CONFIG_CMD_GREPENV=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]68CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]69CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]70CONFIG_CMD_USB=y
71CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]72CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]73CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]74CONFIG_CMD_EXT2=y
75CONFIG_CMD_FAT=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]76CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]77CONFIG_MTDIDS_DEFAULT="nor0=fe8000000.nor,nand0=fff800000.flash,spi0=spife110000.0"
78CONFIG_MTDPARTS_DEFAULT="mtdparts=fe8000000.nor:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);fff800000.flash:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);spife110000.0:1m(uboot),5m(kernel),128k(dtb),-(user)"
Jagdish Gediya9892b232018-09-03 21:35:12 +0530[diff] [blame]79CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]80CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]81CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]82CONFIG_USE_BOOTFILE=y
83CONFIG_BOOTFILE="uImage"
Tom Rinife586752022-03-11 09:12:07 -0500[diff] [blame]84CONFIG_USE_ETHPRIME=y
85CONFIG_ETHPRIME="FM1@DTSEC3"
Peng Maf6e7d732019-03-27 09:23:38 +0000[diff] [blame]86CONFIG_DM=y
Tom Rini276d75e2022-06-10 22:59:27 -0400[diff] [blame]87CONFIG_FSL_SATA_V2=y
Simon Glass231e7742022-01-31 07:49:37 -0700[diff] [blame]88CONFIG_SYS_SATA_MAX_DEVICE=2
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]89CONFIG_FSL_CAAM=y
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]90CONFIG_DYNAMIC_DDR_CLK_FREQ=y
Tom Rini3210bdc2022-03-30 18:07:31 -0400[diff] [blame]91CONFIG_DIMM_SLOTS_PER_CTLR=2
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]92CONFIG_DDR_ECC=y
93CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]94CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]95CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinibe94c762021-08-18 23:12:35 -0400[diff] [blame]96CONFIG_SYS_I2C_FSL=y
97CONFIG_SYS_FSL_I2C_OFFSET=0x118000
98CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
99CONFIG_SYS_FSL_I2C2_OFFSET=0x118100
100CONFIG_SYS_FSL_HAS_I2C3_OFFSET=y
101CONFIG_SYS_FSL_I2C3_OFFSET=0x119000
102CONFIG_SYS_FSL_HAS_I2C4_OFFSET=y
103CONFIG_SYS_FSL_I2C4_OFFSET=0x119100
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]104CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]105CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]106CONFIG_MTD=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]107CONFIG_MTD_NOR_FLASH=y
108CONFIG_FLASH_CFI_DRIVER=y
109CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
Tom Rini302bd672022-07-23 13:04:55 -0400[diff] [blame]110CONFIG_SYS_FLASH_EMPTY_INFO=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]111CONFIG_FLASH_CFI_MTD=y
112CONFIG_SYS_FLASH_CFI=y
Tom Rini2e35d822022-07-23 13:05:05 -0400[diff] [blame]113CONFIG_SYS_FLASH_QUIET_TEST=y
Tom Rinid38112c2022-07-23 13:05:04 -0400[diff] [blame]114CONFIG_SYS_MAX_FLASH_SECT=1024
Patrick Delaunay1576abf2022-01-04 14:24:00 +0100[diff] [blame]115CONFIG_SYS_MAX_FLASH_BANKS=2
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]116CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]117CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]118CONFIG_SPI_FLASH_EON=y
119CONFIG_SPI_FLASH_STMICRO=y
120CONFIG_SPI_FLASH_SST=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]121CONFIG_PHYLIB=y
Jeremy Gebbenabe3edf2018-09-18 15:49:35 -0600[diff] [blame]122CONFIG_PHY_AQUANTIA=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]123CONFIG_PHY_REALTEK=y
124CONFIG_PHY_TERANETICS=y
125CONFIG_PHY_VITESSE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]126CONFIG_E1000=y
Tom Rinifa911f82019-05-12 07:59:12 -0400[diff] [blame]127CONFIG_FMAN_ENET=y
Rajesh Bhagataec38012021-11-09 16:30:38 +0530[diff] [blame]128CONFIG_SYS_FMAN_FW_ADDR=0x110000
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]129CONFIG_MII=y
Hou Zhiqianga60c51a2019-04-28 00:55:22 +0800[diff] [blame]130CONFIG_DM_PCI_COMPAT=y
131CONFIG_PCIE_FSL=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]132CONFIG_SYS_QE_FMAN_FW_IN_SPIFLASH=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]133CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]134CONFIG_SPI=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]135CONFIG_DM_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]136CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]137CONFIG_USB=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]138CONFIG_USB_EHCI_FSL=y
Tom Rinibde21702022-06-12 20:02:04 -0400[diff] [blame]139CONFIG_USB_MAX_CONTROLLER_COUNT=2
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]140CONFIG_USB_STORAGE=y
Marek Szyprowski795dc7d2020-06-03 14:43:40 +0200[diff] [blame]141CONFIG_ADDR_MAP=y
142CONFIG_SYS_NUM_ADDR_MAP=64