Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0b9e7272a2e2e2444464983a52ba75d75e0d3af4 / . / configs / ls1046aqds_lpuart_defconfig
blob: 76659e50980279afcc9c23e551187b62ce19816c [file] [log] [blame]
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1046AQDS=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x60100000
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]4CONFIG_FSL_LS_PPA=y
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]5CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1046a-qds-lpuart"
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]6CONFIG_DISTRO_DEFAULTS=y
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]7CONFIG_FIT_VERBOSE=y
8CONFIG_OF_BOARD_SETUP=y
9CONFIG_SYS_EXTRA_OPTIONS="LPUART"
10CONFIG_BOOTDELAY=10
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]11CONFIG_USE_BOOTARGS=y
12CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:4m(nand_uboot),36m(nand_kernel),472m(nand_free);spi0.0:2m(uboot),14m(free)"
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]13# CONFIG_USE_BOOTCOMMAND is not set
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]14CONFIG_CMD_BOOTZ=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]15CONFIG_CMD_IMLS=y
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]16CONFIG_CMD_GREPENV=y
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]17CONFIG_CMD_MEMINFO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]18CONFIG_CMD_MEMTEST=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]19CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]20CONFIG_CMD_I2C=y
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]21CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]22CONFIG_CMD_NAND=y
Hou Zhiqiang14ca07e2018-02-05 13:46:47 +0800[diff] [blame]23CONFIG_CMD_PCI=y
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]24CONFIG_CMD_SF=y
Tom Rinie791a022017-08-11 11:20:19 -0400[diff] [blame]25CONFIG_CMD_USB=y
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]26CONFIG_CMD_CACHE=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]27CONFIG_MTDPARTS_DEFAULT="mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:4m(nand_uboot),36m(nand_kernel),472m(nand_free);spi0.0:2m(uboot),14m(free)"
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]28CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]29CONFIG_ENV_IS_IN_FLASH=y
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]30CONFIG_DM=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]31CONFIG_FSL_CAAM=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]32CONFIG_MTD_NOR_FLASH=y
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]33CONFIG_SPI_FLASH=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]34CONFIG_PHYLIB=y
Hou Zhiqiang14ca07e2018-02-05 13:46:47 +0800[diff] [blame]35CONFIG_NETDEVICES=y
36CONFIG_E1000=y
37CONFIG_PCI=y
38CONFIG_DM_PCI=y
39CONFIG_DM_PCI_COMPAT=y
40CONFIG_PCIE_LAYERSCAPE=y
Shaohui Xie56007a02016-10-28 14:24:02 +0800[diff] [blame]41CONFIG_DM_SERIAL=y
42CONFIG_FSL_LPUART=y
Masahiro Yamada74f09b82016-12-07 22:10:25 +0900[diff] [blame]43CONFIG_DM_SPI=y
44CONFIG_FSL_DSPI=y
Tang Yuantian73259b42017-01-20 17:12:49 +0800[diff] [blame]45CONFIG_USB=y
46CONFIG_DM_USB=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]47CONFIG_USB_XHCI_HCD=y
48CONFIG_USB_XHCI_DWC3=y
49CONFIG_USB_STORAGE=y