blob: 9cc0b7f1d2116af41dc924ba2d787fb2133c71d2 [file] [log] [blame]
wdenk12490652004-04-18 21:13:41 +00001/*
Michal Simek75348da2011-09-25 21:03:08 +00002 * (C) Copyright 2008-2011 Michal Simek <monstr@monstr.eu>
Michal Simek403d6192008-07-11 10:10:31 +02003 * Clean driver and add xilinx constant from header file
wdenk12490652004-04-18 21:13:41 +00004 *
Michal Simek403d6192008-07-11 10:10:31 +02005 * (C) Copyright 2004 Atmark Techno, Inc.
wdenk12490652004-04-18 21:13:41 +00006 * Yasushi SHOJI <yashi@atmark-techno.com>
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
Michal Simek403d6192008-07-11 10:10:31 +020018 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
wdenk12490652004-04-18 21:13:41 +000019 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#include <config.h>
Michal Simek75348da2011-09-25 21:03:08 +000028#include <common.h>
Michal Simek403d6192008-07-11 10:10:31 +020029#include <asm/io.h>
Michal Simek75348da2011-09-25 21:03:08 +000030#include <linux/compiler.h>
31#include <serial.h>
wdenk12490652004-04-18 21:13:41 +000032
Michal Simek403d6192008-07-11 10:10:31 +020033#define SR_TX_FIFO_FULL 0x08 /* transmit FIFO full */
34#define SR_RX_FIFO_VALID_DATA 0x01 /* data in receive FIFO */
35#define SR_RX_FIFO_FULL 0x02 /* receive FIFO full */
wdenk12490652004-04-18 21:13:41 +000036
Michal Simek75348da2011-09-25 21:03:08 +000037struct uartlite {
38 unsigned int rx_fifo;
39 unsigned int tx_fifo;
40 unsigned int status;
41};
42
Michal Simeke9a78062011-10-18 00:22:10 +000043static struct uartlite *userial_ports[4] = {
Michal Simek75348da2011-09-25 21:03:08 +000044#ifdef XILINX_UARTLITE_BASEADDR
45 [0] = (struct uartlite *)XILINX_UARTLITE_BASEADDR,
46#endif
47#ifdef XILINX_UARTLITE_BASEADDR1
48 [1] = (struct uartlite *)XILINX_UARTLITE_BASEADDR1,
49#endif
50#ifdef XILINX_UARTLITE_BASEADDR2
51 [2] = (struct uartlite *)XILINX_UARTLITE_BASEADDR2,
52#endif
53#ifdef XILINX_UARTLITE_BASEADDR3
54 [3] = (struct uartlite *)XILINX_UARTLITE_BASEADDR3
55#endif
56};
57
58void uartlite_serial_putc(const char c, const int port)
59{
60 struct uartlite *regs = userial_ports[port];
61
62 if (c == '\n')
63 uartlite_serial_putc('\r', port);
64
65 while (in_be32(&regs->status) & SR_TX_FIFO_FULL)
66 ;
67 out_be32(&regs->tx_fifo, c & 0xff);
68}
69
70void uartlite_serial_puts(const char *s, const int port)
71{
72 while (*s)
73 uartlite_serial_putc(*s++, port);
74}
75
76int uartlite_serial_getc(const int port)
77{
78 struct uartlite *regs = userial_ports[port];
79
80 while (!(in_be32(&regs->status) & SR_RX_FIFO_VALID_DATA))
81 ;
82 return in_be32(&regs->rx_fifo) & 0xff;
83}
84
85int uartlite_serial_tstc(const int port)
86{
87 struct uartlite *regs = userial_ports[port];
wdenk12490652004-04-18 21:13:41 +000088
Michal Simek75348da2011-09-25 21:03:08 +000089 return in_be32(&regs->status) & SR_RX_FIFO_VALID_DATA;
90}
91
Michal Simekd40a2522012-07-02 10:32:18 +020092static int uartlite_serial_init(const int port)
93{
94 if (userial_ports[port])
95 return 0;
96 return -1;
97}
98
Michal Simek75348da2011-09-25 21:03:08 +000099/* Multi serial device functions */
100#define DECLARE_ESERIAL_FUNCTIONS(port) \
101 int userial##port##_init(void) \
Michal Simekd40a2522012-07-02 10:32:18 +0200102 { return uartlite_serial_init(port); } \
Michal Simek75348da2011-09-25 21:03:08 +0000103 void userial##port##_setbrg(void) {} \
104 int userial##port##_getc(void) \
105 { return uartlite_serial_getc(port); } \
106 int userial##port##_tstc(void) \
107 { return uartlite_serial_tstc(port); } \
108 void userial##port##_putc(const char c) \
109 { uartlite_serial_putc(c, port); } \
110 void userial##port##_puts(const char *s) \
111 { uartlite_serial_puts(s, port); }
112
113/* Serial device descriptor */
Marek Vasut5bcdf242012-09-09 18:48:28 +0200114#define INIT_ESERIAL_STRUCTURE(port, __name) { \
115 .name = __name, \
116 .start = userial##port##_init, \
117 .stop = NULL, \
118 .setbrg = userial##port##_setbrg, \
119 .getc = userial##port##_getc, \
120 .tstc = userial##port##_tstc, \
121 .putc = userial##port##_putc, \
122 .puts = userial##port##_puts, \
123}
Michal Simek75348da2011-09-25 21:03:08 +0000124
125DECLARE_ESERIAL_FUNCTIONS(0);
126struct serial_device uartlite_serial0_device =
127 INIT_ESERIAL_STRUCTURE(0, "ttyUL0");
128DECLARE_ESERIAL_FUNCTIONS(1);
129struct serial_device uartlite_serial1_device =
130 INIT_ESERIAL_STRUCTURE(1, "ttyUL1");
131DECLARE_ESERIAL_FUNCTIONS(2);
132struct serial_device uartlite_serial2_device =
133 INIT_ESERIAL_STRUCTURE(2, "ttyUL2");
134DECLARE_ESERIAL_FUNCTIONS(3);
135struct serial_device uartlite_serial3_device =
136 INIT_ESERIAL_STRUCTURE(3, "ttyUL3");
137
138__weak struct serial_device *default_serial_console(void)
139{
Michal Simekd40a2522012-07-02 10:32:18 +0200140 if (userial_ports[0])
141 return &uartlite_serial0_device;
142 if (userial_ports[1])
143 return &uartlite_serial1_device;
144 if (userial_ports[2])
145 return &uartlite_serial2_device;
146 if (userial_ports[3])
147 return &uartlite_serial3_device;
148
149 return NULL;
wdenk12490652004-04-18 21:13:41 +0000150}
Marek Vasutd97fb5c2012-09-12 19:45:58 +0200151
152void uartlite_serial_initialize(void)
153{
154#ifdef XILINX_UARTLITE_BASEADDR
155 serial_register(&uartlite_serial0_device);
156#endif /* XILINX_UARTLITE_BASEADDR */
157#ifdef XILINX_UARTLITE_BASEADDR1
158 serial_register(&uartlite_serial1_device);
159#endif /* XILINX_UARTLITE_BASEADDR1 */
160#ifdef XILINX_UARTLITE_BASEADDR2
161 serial_register(&uartlite_serial2_device);
162#endif /* XILINX_UARTLITE_BASEADDR2 */
163#ifdef XILINX_UARTLITE_BASEADDR3
164 serial_register(&uartlite_serial3_device);
165#endif /* XILINX_UARTLITE_BASEADDR3 */
166}