Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 6c3798fccb55944f4c1f15465d0f9080792f28bc / . / configs / socfpga_is1_defconfig
blob: adf5840d0bf17fc677b122444815c8de8cff7849 [file] [log] [blame]
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SOCFPGA=y
Masahiro Yamada75794f92016-09-19 21:40:26 +0900[diff] [blame]3CONFIG_SYS_MALLOC_F_LEN=0x2000
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]4CONFIG_TARGET_SOCFPGA_IS1=y
5CONFIG_SPL_STACK_R_ADDR=0x00800000
6CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_is1"
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]7CONFIG_FIT=y
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]8CONFIG_USE_BOOTARGS=y
9CONFIG_BOOTARGS="console=ttyS0,115200"
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]10CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Simon Glassac3ee422016-10-17 20:12:59 -0600[diff] [blame]11CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
Simon Glass217652f2016-10-17 20:12:58 -0600[diff] [blame]12CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
Heiko Schocher20ea7ab2016-09-09 08:12:49 +0200[diff] [blame]13CONFIG_VERSION_VARIABLE=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]14# CONFIG_DISPLAY_BOARDINFO is not set
Simon Glassffe19762016-09-12 23:18:22 -0600[diff] [blame]15CONFIG_SPL=y
16CONFIG_SPL_STACK_R=y
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]17CONFIG_HUSH_PARSER=y
18CONFIG_CMD_BOOTZ=y
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]19CONFIG_CMD_ASKENV=y
20CONFIG_CMD_GREPENV=y
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]21# CONFIG_CMD_FLASH is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]22CONFIG_CMD_GPIO=y
23CONFIG_CMD_I2C=y
Tom Rini6c3798f2018-02-10 20:27:45 -0500[diff] [blame^]24CONFIG_CMD_PART=y
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]25CONFIG_CMD_SF=y
26CONFIG_CMD_SPI=y
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]27CONFIG_CMD_DHCP=y
Simon Goldschmidt2e5d9a62018-01-25 07:18:27 +0100[diff] [blame]28CONFIG_CMD_PXE=y
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]29CONFIG_CMD_MII=y
30CONFIG_CMD_PING=y
31CONFIG_CMD_CACHE=y
32CONFIG_CMD_TIME=y
33CONFIG_CMD_EXT4=y
34CONFIG_CMD_EXT4_WRITE=y
35CONFIG_CMD_FAT=y
36CONFIG_CMD_FS_GENERIC=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]37CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
38CONFIG_MTDPARTS_DEFAULT="mtdparts=ff705000.spi.0:1m(u-boot),256k(env1),256k(env2),14848k(boot),16m(rootfs),-@1536k(UBI)0"
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]39CONFIG_CMD_UBI=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]40CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]41CONFIG_SPL_DM=y
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]42CONFIG_SPL_DM_SEQ_ALIAS=y
Tien Fong Cheecde42192017-07-26 13:05:40 +0800[diff] [blame]43CONFIG_FPGA_SOCFPGA=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]44CONFIG_DM_GPIO=y
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]45CONFIG_DWAPB_GPIO=y
46CONFIG_SYS_I2C_DW=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]47# CONFIG_MMC is not set
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]48CONFIG_SPI_FLASH=y
49CONFIG_SPI_FLASH_BAR=y
50CONFIG_SPI_FLASH_STMICRO=y
Alexandru Gagniuc4e24ff62017-08-01 17:20:00 -0700[diff] [blame]51CONFIG_PHY_MICREL=y
52CONFIG_PHY_MICREL_KSZ90X1=y
Pavel Machek9802e872016-06-07 12:37:23 +0200[diff] [blame]53CONFIG_DM_ETH=y
54CONFIG_ETH_DESIGNWARE=y
55CONFIG_SYS_NS16550=y
56CONFIG_CADENCE_QSPI=y