blob: 3c514177ff32e8f1ccf64a71b4381254299f4afe [file] [log] [blame]
Wolfgang Denk9da240c2005-10-05 00:19:34 +02001/*
2 * Rick Bronson <rick@efn.org>
3 *
4 * Configuation settings for the AT91RM9200DK board.
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25/*
26 * Adatped for KwikByte KB920x board from at91rm9200dk.h: 22APR2005
27 */
28
29#ifndef __CONFIG_H
30#define __CONFIG_H
31
32/* ARM asynchronous clock */
33#define AT91C_MAIN_CLOCK 180000000 /* from 10 MHz crystal */
34#define AT91C_MASTER_CLOCK 60000000 /* peripheral clock (AT91C_MASTER_CLOCK / 3) */
35
36#define AT91_SLOW_CLOCK 32768 /* slow clock */
37
38#define CONFIG_ARM920T 1 /* This is an ARM920T Core */
39#define CONFIG_AT91RM9200 1 /* It's an Atmel AT91RM9200 SoC */
40/* Only define one of the following, based on board type */
41/* #define CONFIG_KB9200 1 KwikByte KB9202 board */
42/* #define CONFIG_KB9201 1 KwikByte KB9202 board */
43#define CONFIG_KB9202 1 /* KwikByte KB9202 board */
44
45#define CONFIG_KB920x 1 /* Any KB920x board */
46#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
47#define USE_920T_MMU 1
48
49#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
50#define CONFIG_SETUP_MEMORY_TAGS 1
51#define CONFIG_INITRD_TAG 1
52
53#define CONFIG_SKIP_LOWLEVEL_INIT
54
55#define CFG_LONGHELP
56
Wolfgang Denk311f8892008-05-04 21:34:23 +020057#ifndef roundup
58#define roundup(x, y) ((((x) + ((y) - 1)) / (y)) * (y))
59#endif
Wolfgang Denk9da240c2005-10-05 00:19:34 +020060/*
61 * Size of malloc() pool
62 */
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +020063#define CFG_MALLOC_LEN (roundup(CONFIG_ENV_SIZE,4096) + 128*1024)
Wolfgang Denk9da240c2005-10-05 00:19:34 +020064#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
65
66#define CONFIG_BAUDRATE 115200
67
68/*
69 * Hardware drivers
70 */
71
72/* define one of these to choose the DBGU, USART0 or USART1 as console */
73#define CONFIG_DBGU
74#undef CONFIG_USART0
75#undef CONFIG_USART1
76
77#undef CONFIG_HWFLOW /* don't include RTS/CTS flow control support */
78
79#undef CONFIG_MODEM_SUPPORT /* disable modem initialization stuff */
80
81#define CONFIG_BOOTDELAY 3
82#define CONFIG_ENV_OVERWRITE 1
83
Jon Loeligerca8b5662007-07-04 22:32:51 -050084
85/*
Jon Loeliger140b69c2007-07-10 09:38:02 -050086 * BOOTP options
87 */
88#define CONFIG_BOOTP_BOOTFILESIZE
89#define CONFIG_BOOTP_BOOTPATH
90#define CONFIG_BOOTP_GATEWAY
91#define CONFIG_BOOTP_HOSTNAME
92
93
94/*
Jon Loeligerca8b5662007-07-04 22:32:51 -050095 * Command line configuration.
96 */
97#include <config_cmd_default.h>
98
99#define CONFIG_CMD_I2C
100#define CONFIG_CMD_PING
101#define CONFIG_CMD_DHCP
102
103#undef CONFIG_CMD_BDI
104#undef CONFIG_CMD_FPGA
105#undef CONFIG_CMD_MISC
Wolfgang Denk9da240c2005-10-05 00:19:34 +0200106
Wolfgang Denk9da240c2005-10-05 00:19:34 +0200107
108#define CONFIG_NR_DRAM_BANKS 1
109#define PHYS_SDRAM 0x20000000
110#define PHYS_SDRAM_SIZE 0x2000000 /* 32 megs */
111
112#define CFG_MEMTEST_START PHYS_SDRAM
113#define CFG_MEMTEST_END CFG_MEMTEST_START + PHYS_SDRAM_SIZE - (512*1024)
114
115#define CONFIG_DRIVER_ETHER
116#define CONFIG_NET_RETRY_COUNT 20
117
118#define CFG_FLASH_BASE 0x10000000
119
120#ifdef CONFIG_KB9202
121#define PHYS_FLASH_SIZE 0x1000000
122#else
123#define PHYS_FLASH_SIZE 0x200000
124#endif
125
126#define CFG_MAX_FLASH_BANKS 1
127#define CFG_MAX_FLASH_SECT 256
128
129#define CONFIG_HARD_I2C
130
Jean-Christophe PLAGNIOL-VILLARDe46af642008-09-05 09:19:30 +0200131#define CONFIG_ENV_IS_IN_EEPROM
Wolfgang Denk9da240c2005-10-05 00:19:34 +0200132
133#ifdef CONFIG_KB9202
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200134#define CONFIG_ENV_OFFSET 0x3E00
135#define CONFIG_ENV_SIZE 0x0200
Wolfgang Denk9da240c2005-10-05 00:19:34 +0200136#else
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200137#define CONFIG_ENV_OFFSET 0x1000
138#define CONFIG_ENV_SIZE 0x1000
Wolfgang Denk9da240c2005-10-05 00:19:34 +0200139#endif
140#define CFG_I2C_EEPROM_ADDR 0x50
141#define CFG_EEPROM_PAGE_WRITE_BITS 6
142#define CFG_I2C_EEPROM_ADDR_LEN 2
143#define CFG_I2C_SPEED 50000
144#define CFG_I2C_SLAVE 0 /* not used */
145#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10
146
147#define CFG_LOAD_ADDR 0x21000000 /* default load address */
148
149#define CFG_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 }
150
151#define CFG_PROMPT "U-Boot> " /* Monitor Command Prompt */
152#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
153#define CFG_MAXARGS 16 /* max number of command args */
154#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
155
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200156#define CONFIG_FLASH_CFI_DRIVER
Wolfgang Denk9da240c2005-10-05 00:19:34 +0200157#define CFG_FLASH_CFI
158
159#ifndef __ASSEMBLY__
160/*-----------------------------------------------------------------------
161 * Board specific extension for bd_info
162 *
163 * This structure is embedded in the global bd_info (bd_t) structure
164 * and can be used by the board specific code (eg board/...)
165 */
166
167struct bd_info_ext {
168 /* helper variable for board environment handling
169 *
170 * env_crc_valid == 0 => uninitialised
171 * env_crc_valid > 0 => environment crc in flash is valid
172 * env_crc_valid < 0 => environment crc in flash is invalid
173 */
174 int env_crc_valid;
175};
176#endif
177
178#define CFG_HZ 1000
179#define CFG_HZ_CLOCK AT91C_MASTER_CLOCK/2 /* AT91C_TC0_CMR is implicitly set to */
180 /* AT91C_TC_TIMER_DIV1_CLOCK */
181
182#define CONFIG_STACKSIZE (32*1024) /* regular stack */
183
184#ifdef CONFIG_USE_IRQ
185#error CONFIG_USE_IRQ not supported
186#endif
187
188#endif