Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 02b49b5196bef31b974c20ce59b231168afe9ae8 / . / arch / arm / mach-keystone / clock-k2e.c
blob: 7d163a4b1ab99c193f82236ff1faafd850d4d7fe [file] [log] [blame]
Hao Zhang0ecd31e2014-07-16 00:59:23 +0300[diff] [blame]1/*
2 * Keystone2: get clk rate for K2E
3 *
4 * (C) Copyright 2012-2014
5 * Texas Instruments Incorporated, <www.ti.com>
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#include <common.h>
11#include <asm/arch/clock.h>
12#include <asm/arch/clock_defs.h>
13
Hao Zhang0ecd31e2014-07-16 00:59:23 +0300[diff] [blame]14/**
15 * pll_freq_get - get pll frequency
16 * Fout = Fref * NF(mult) / NR(prediv) / OD
17 * @pll: pll identifier
18 */
19static unsigned long pll_freq_get(int pll)
20{
21 unsigned long mult = 1, prediv = 1, output_div = 2;
22 unsigned long ret;
23 u32 tmp, reg;
24
25 if (pll == CORE_PLL) {
26 ret = external_clk[sys_clk];
27 if (pllctl_reg_read(pll, ctl) & PLLCTL_PLLEN) {
28 /* PLL mode */
29 tmp = __raw_readl(KS2_MAINPLLCTL0);
30 prediv = (tmp & PLL_DIV_MASK) + 1;
31 mult = (((tmp & PLLM_MULT_HI_SMASK) >> 6) |
32 (pllctl_reg_read(pll, mult) &
33 PLLM_MULT_LO_MASK)) + 1;
34 output_div = ((pllctl_reg_read(pll, secctl) >>
35 PLL_CLKOD_SHIFT) & PLL_CLKOD_MASK) + 1;
36
37 ret = ret / prediv / output_div * mult;
38 }
39 } else {
40 switch (pll) {
41 case PASS_PLL:
42 ret = external_clk[pa_clk];
43 reg = KS2_PASSPLLCTL0;
44 break;
45 case DDR3_PLL:
Lokesh Vutlac40f81d2015-07-28 14:16:47 +0530[diff] [blame]46 ret = external_clk[ddr3a_clk];
Hao Zhang0ecd31e2014-07-16 00:59:23 +0300[diff] [blame]47 reg = KS2_DDR3APLLCTL0;
48 break;
49 default:
50 return 0;
51 }
52
53 tmp = __raw_readl(reg);
54
55 if (!(tmp & PLLCTL_BYPASS)) {
56 /* Bypass disabled */
57 prediv = (tmp & PLL_DIV_MASK) + 1;
58 mult = ((tmp >> PLL_MULT_SHIFT) & PLL_MULT_MASK) + 1;
59 output_div = ((tmp >> PLL_CLKOD_SHIFT) &
60 PLL_CLKOD_MASK) + 1;
61 ret = ((ret / prediv) * mult) / output_div;
62 }
63 }
64
65 return ret;
66}
67
68unsigned long clk_get_rate(unsigned int clk)
69{
70 switch (clk) {
71 case core_pll_clk: return pll_freq_get(CORE_PLL);
72 case pass_pll_clk: return pll_freq_get(PASS_PLL);
73 case ddr3_pll_clk: return pll_freq_get(DDR3_PLL);
74 case sys_clk0_1_clk:
75 case sys_clk0_clk: return pll_freq_get(CORE_PLL) / pll0div_read(1);
76 case sys_clk1_clk: return pll_freq_get(CORE_PLL) / pll0div_read(2);
77 case sys_clk2_clk: return pll_freq_get(CORE_PLL) / pll0div_read(3);
78 case sys_clk3_clk: return pll_freq_get(CORE_PLL) / pll0div_read(4);
79 case sys_clk0_2_clk: return clk_get_rate(sys_clk0_clk) / 2;
80 case sys_clk0_3_clk: return clk_get_rate(sys_clk0_clk) / 3;
81 case sys_clk0_4_clk: return clk_get_rate(sys_clk0_clk) / 4;
82 case sys_clk0_6_clk: return clk_get_rate(sys_clk0_clk) / 6;
83 case sys_clk0_8_clk: return clk_get_rate(sys_clk0_clk) / 8;
84 case sys_clk0_12_clk: return clk_get_rate(sys_clk0_clk) / 12;
85 case sys_clk0_24_clk: return clk_get_rate(sys_clk0_clk) / 24;
86 case sys_clk1_3_clk: return clk_get_rate(sys_clk1_clk) / 3;
87 case sys_clk1_4_clk: return clk_get_rate(sys_clk1_clk) / 4;
88 case sys_clk1_6_clk: return clk_get_rate(sys_clk1_clk) / 6;
89 case sys_clk1_12_clk: return clk_get_rate(sys_clk1_clk) / 12;
90 default:
91 break;
92 }
93
94 return 0;
95}