| commit | f29c55aa37818a307a6b389653e29e3cec8104c6 | [log] [tgz] |
|---|---|---|
| author | Dave Gerlach <d-gerlach@ti.com> | Tue Feb 18 07:32:01 2014 -0500 |
| committer | Tom Rini <trini@ti.com> | Tue Mar 04 09:42:07 2014 -0500 |
| tree | 483c584aa38656dd0ac9a11ab7beffe8d886ee5f | |
| parent | 84d4113d8b4ef831056bbcce6b0bd0f419f3743e [diff] |
ARM: AM43xx: Change DDR3 Reset Value The bit DDR3_RST_DEF_VAL inside CTRL_DDR_IO represents the default value of the ddr reset value for DDR3 before the EMIF takes over. We must have this bit set high so that on exit from DeepSleep0 within the kernel the reset line has the proper value. Signed-off-by: Dave Gerlach <d-gerlach@ti.com>