arch/arm/dts/armada-385-turris-omnia.dts - filogic/uboot - Gitiles

 /*
  * Device Tree file for the Turris Omnia
  *
  * Copyright (C) 2016 Uwe Kleine-König <uwe@kleine-koenig.org>
  * Copyright (C) 2016 Tomas Hlavacek <tmshlvkc@gmail.com>
  *
  * This file is dual-licensed: you can use it either under the terms
  * of the GPL or the X11 license, at your option. Note that this dual
  * licensing only applies to this file, and not this project as a
  * whole.
  *
  *  a) This file is licensed under the terms of the GNU General Public
  *     License version 2.  This program is licensed "as is" without
  *     any warranty of any kind, whether express or implied.
  *
  * Or, alternatively,
  *
  *  b) Permission is hereby granted, free of charge, to any person
  *     obtaining a copy of this software and associated documentation
  *     files (the "Software"), to deal in the Software without
  *     restriction, including without limitation the rights to use,
  *     copy, modify, merge, publish, distribute, sublicense, and/or
  *     sell copies of the Software, and to permit persons to whom the
  *     Software is furnished to do so, subject to the following
  *     conditions:
  *
  *     The above copyright notice and this permission notice shall be
  *     included in all copies or substantial portions of the Software.
  *
  *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
  *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
  *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
  *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  *     OTHER DEALINGS IN THE SOFTWARE.
  */

 /*
  * Schematic available at https://www.turris.cz/doc/_media/rtrom01-schema.pdf
  */

 /dts-v1/;

 #include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/input/input.h>
 #include "armada-385.dtsi"

 / {
 	model = "Turris Omnia";
 	compatible = "cznic,turris-omnia", "marvell,armada385", "marvell,armada380";

 	chosen {
 		stdout-path = &uart0;
 	};

 	aliases {
 		ethernet0 = &eth0;
 		ethernet1 = &eth1;
 		ethernet2 = &eth2;
 	};

 	memory {
 		device_type = "memory";
 		reg = <0x00000000 0x40000000>; /* 1024 MB */
 	};

 	soc {
 		ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
 			  MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000
 			  MBUS_ID(0x09, 0x19) 0 0xf1100000 0x10000
 			  MBUS_ID(0x09, 0x15) 0 0xf1110000 0x10000>;

 		internal-regs {

 			/* USB part of the PCIe2/USB 2.0 port */
 			usb@58000 {
 				status = "okay";
 			};

 			sata@a8000 {
 				status = "okay";
 			};

 			sdhci@d8000 {
 				pinctrl-names = "default";
 				pinctrl-0 = <&sdhci_pins>;
 				status = "okay";

 				bus-width = <8>;
 				no-1-8-v;
 				non-removable;
 			};

 			usb3@f0000 {
 				status = "okay";
 			};

 			usb3@f8000 {
 				status = "okay";
 			};
 		};

 		pcie {
 			status = "okay";

 			pcie@1,0 {
 				/* Port 0, Lane 0 */
 				status = "okay";
 			};

 			pcie@2,0 {
 				/* Port 1, Lane 0 */
 				status = "okay";
 			};

 			pcie@3,0 {
 				/* Port 2, Lane 0 */
 				status = "okay";
 			};
 		};
 	};
 };

 /* Connected to 88E6176 switch, port 6 */
 &eth0 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&ge0_rgmii_pins>;
 	status = "okay";
 	phy-mode = "rgmii";

 	fixed-link {
 		speed = <1000>;
 		full-duplex;
 	};
 };

 /* Connected to 88E6176 switch, port 5 */
 &eth1 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&ge1_rgmii_pins>;
 	status = "okay";
 	phy-mode = "rgmii";

 	fixed-link {
 		speed = <1000>;
 		full-duplex;
 	};
 };

 /* WAN port */
 &eth2 {
 	status = "okay";
 	phy-mode = "sgmii";
 	phy = <&phy1>;
 };

 &i2c0 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&i2c0_pins>;
 	status = "okay";

 	i2cmux@70 {
 		compatible = "nxp,pca9547";
 		#address-cells = <1>;
 		#size-cells = <0>;
 		reg = <0x70>;
 		status = "okay";

 		i2c@0 {
 			#address-cells = <1>;
 			#size-cells = <0>;
 			reg = <0>;

 			/* STM32F0 command interface at address 0x2a */
 			/* leds device (in STM32F0) at address 0x2b */

 			eeprom@54 {
 				compatible = "at,24c64";
 				reg = <0x54>;

 				/* The EEPROM contains data for bootloader.
 				 * Contents:
 				 * 	struct omnia_eeprom {
 				 * 		u32 magic; (=0x0341a034 in LE)
 				 *		u32 ramsize; (in GiB)
 				 * 		char regdomain[4];
 				 * 		u32 crc32;
 				 * 	};
 				 */
 			};
 		};

 		i2c@1 {
 			#address-cells = <1>;
 			#size-cells = <0>;
 			reg = <1>;

 			/* routed to PCIe0/mSATA connector (CN7A) */
 		};

 		i2c@2 {
 			#address-cells = <1>;
 			#size-cells = <0>;
 			reg = <2>;

 			/* routed to PCIe1/USB2 connector (CN61A) */
 		};

 		i2c@3 {
 			#address-cells = <1>;
 			#size-cells = <0>;
 			reg = <3>;

 			/* routed to PCIe2 connector (CN62A) */
 		};

 		i2c@4 {
 			#address-cells = <1>;
 			#size-cells = <0>;
 			reg = <4>;

 			/* routed to SFP+ */
 		};

 		i2c@5 {
 			#address-cells = <1>;
 			#size-cells = <0>;
 			reg = <5>;

 			/* ATSHA204A at address 0x64 */
 		};

 		i2c@6 {
 			#address-cells = <1>;
 			#size-cells = <0>;
 			reg = <6>;

 			/* exposed on pin header */
 		};

 		i2c@7 {
 			#address-cells = <1>;
 			#size-cells = <0>;
 			reg = <7>;

 			pcawan: gpio@71 {
 				/*
 				 * GPIO expander for SFP+ signals and
 				 * and phy irq
 				 */
 				compatible = "nxp,pca9538";
 				reg = <0x71>;

 				pinctrl-names = "default";
 				pinctrl-0 = <&pcawan_pins>;

 				interrupt-parent = <&gpio1>;
 				interrupts = <14 IRQ_TYPE_LEVEL_LOW>;

 				gpio-controller;
 				#gpio-cells = <2>;
 			};
 		};
 	};
 };

 &mdio {
 	pinctrl-names = "default";
 	pinctrl-0 = <&mdio_pins>;
 	status = "okay";

 	phy1: phy@1 {
 		status = "okay";
 		compatible = "ethernet-phy-id0141.0DD1", "ethernet-phy-ieee802.3-c22";
 		reg = <1>;

 		/* irq is connected to &pcawan pin 7 */
 	};

 	/* Switch MV88E6176 at address 0x10 */
 	switch@10 {
 		compatible = "marvell,mv88e6085";
 		#address-cells = <1>;
 		#size-cells = <0>;
 		dsa,member = <0 0>;

 		reg = <0x10>;

 		ports {
 			#address-cells = <1>;
 			#size-cells = <0>;

 			ports@0 {
 				reg = <0>;
 				label = "lan0";
 			};

 			ports@1 {
 				reg = <1>;
 				label = "lan1";
 			};

 			ports@2 {
 				reg = <2>;
 				label = "lan2";
 			};

 			ports@3 {
 				reg = <3>;
 				label = "lan3";
 			};

 			ports@4 {
 				reg = <4>;
 				label = "lan4";
 			};

 			ports@5 {
 				reg = <5>;
 				label = "cpu";
 				ethernet = <&eth1>;
 				phy-mode = "rgmii-id";

 				fixed-link {
 					speed = <1000>;
 					full-duplex;
 				};
 			};

 			/* port 6 is connected to eth0 */
 		};
 	};
 };

 &pinctrl {
 	pcawan_pins: pcawan-pins {
 		marvell,pins = "mpp46";
 		marvell,function = "gpio";
 	};

 	spi0cs0_pins: spi0cs0-pins {
 		marvell,pins = "mpp25";
 		marvell,function = "spi0";
 	};

 	spi0cs1_pins: spi0cs1-pins {
 		marvell,pins = "mpp26";
 		marvell,function = "spi0";
 	};
 };

 &spi0 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&spi0_pins &spi0cs0_pins>;
 	status = "okay";

 	spi-nor@0 {
 		compatible = "spansion,s25fl164k", "jedec,spi-nor";
 		#address-cells = <1>;
 		#size-cells = <1>;
 		reg = <0>;
 		spi-max-frequency = <40000000>;

 		partitions {
 			compatible = "fixed-partitions";
 			#address-cells = <1>;
 			#size-cells = <1>;

 			partition@0 {
 				reg = <0x0 0x00100000>;
 				label = "U-Boot";
 			};

 			partition@100000 {
 				reg = <0x00100000 0x00700000>;
 				label = "Rescue system";
 			};
 		};
 	};

 	/* MISO, MOSI, SCLK and CS1 are routed to pin header CN11 */
 };

 &uart0 {
 	/* Pin header CN10 */
 	pinctrl-names = "default";
 	pinctrl-0 = <&uart0_pins>;
 	status = "okay";
 };

 &uart1 {
 	/* Pin header CN11 */
 	pinctrl-names = "default";
 	pinctrl-0 = <&uart1_pins>;
 	status = "okay";
 };
	/*
	* Device Tree file for the Turris Omnia
	*
	* Copyright (C) 2016 Uwe Kleine-König <uwe@kleine-koenig.org>
	* Copyright (C) 2016 Tomas Hlavacek <tmshlvkc@gmail.com>
	*
	* This file is dual-licensed: you can use it either under the terms
	* of the GPL or the X11 license, at your option. Note that this dual
	* licensing only applies to this file, and not this project as a
	* whole.
	*
	* a) This file is licensed under the terms of the GNU General Public
	* License version 2. This program is licensed "as is" without
	* any warranty of any kind, whether express or implied.
	*
	* Or, alternatively,
	*
	* b) Permission is hereby granted, free of charge, to any person
	* obtaining a copy of this software and associated documentation
	* files (the "Software"), to deal in the Software without
	* restriction, including without limitation the rights to use,
	* copy, modify, merge, publish, distribute, sublicense, and/or
	* sell copies of the Software, and to permit persons to whom the
	* Software is furnished to do so, subject to the following
	* conditions:
	*
	* The above copyright notice and this permission notice shall be
	* included in all copies or substantial portions of the Software.
	*
	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
	* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
	* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
	* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
	* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
	* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
	* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
	* OTHER DEALINGS IN THE SOFTWARE.
	*/

	/*
	* Schematic available at https://www.turris.cz/doc/_media/rtrom01-schema.pdf
	*/

	/dts-v1/;

	#include <dt-bindings/gpio/gpio.h>
	#include <dt-bindings/input/input.h>
	#include "armada-385.dtsi"

	/ {
	model = "Turris Omnia";
	compatible = "cznic,turris-omnia", "marvell,armada385", "marvell,armada380";

	chosen {
	stdout-path = &uart0;
	};

	aliases {
	ethernet0 = &eth0;
	ethernet1 = &eth1;
	ethernet2 = &eth2;
	};

	memory {
	device_type = "memory";
	reg = <0x00000000 0x40000000>; /* 1024 MB */
	};

	soc {
	ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
	MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000
	MBUS_ID(0x09, 0x19) 0 0xf1100000 0x10000
	MBUS_ID(0x09, 0x15) 0 0xf1110000 0x10000>;

	internal-regs {

	/* USB part of the PCIe2/USB 2.0 port */
	usb@58000 {
	status = "okay";
	};

	sata@a8000 {
	status = "okay";
	};

	sdhci@d8000 {
	pinctrl-names = "default";
	pinctrl-0 = <&sdhci_pins>;
	status = "okay";

	bus-width = <8>;
	no-1-8-v;
	non-removable;
	};

	usb3@f0000 {
	status = "okay";
	};

	usb3@f8000 {
	status = "okay";
	};
	};

	pcie {
	status = "okay";

	pcie@1,0 {
	/* Port 0, Lane 0 */
	status = "okay";
	};

	pcie@2,0 {
	/* Port 1, Lane 0 */
	status = "okay";
	};

	pcie@3,0 {
	/* Port 2, Lane 0 */
	status = "okay";
	};
	};
	};
	};

	/* Connected to 88E6176 switch, port 6 */
	&eth0 {
	pinctrl-names = "default";
	pinctrl-0 = <&ge0_rgmii_pins>;
	status = "okay";
	phy-mode = "rgmii";

	fixed-link {
	speed = <1000>;
	full-duplex;
	};
	};

	/* Connected to 88E6176 switch, port 5 */
	&eth1 {
	pinctrl-names = "default";
	pinctrl-0 = <&ge1_rgmii_pins>;
	status = "okay";
	phy-mode = "rgmii";

	fixed-link {
	speed = <1000>;
	full-duplex;
	};
	};

	/* WAN port */
	&eth2 {
	status = "okay";
	phy-mode = "sgmii";
	phy = <&phy1>;
	};

	&i2c0 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c0_pins>;
	status = "okay";

	i2cmux@70 {
	compatible = "nxp,pca9547";
	#address-cells = <1>;
	#size-cells = <0>;
	reg = <0x70>;
	status = "okay";

	i2c@0 {
	#address-cells = <1>;
	#size-cells = <0>;
	reg = <0>;

	/* STM32F0 command interface at address 0x2a */
	/* leds device (in STM32F0) at address 0x2b */

	eeprom@54 {
	compatible = "at,24c64";
	reg = <0x54>;

	/* The EEPROM contains data for bootloader.
	* Contents:
	* struct omnia_eeprom {
	* u32 magic; (=0x0341a034 in LE)
	* u32 ramsize; (in GiB)
	* char regdomain[4];
	* u32 crc32;
	* };
	*/
	};
	};

	i2c@1 {
	#address-cells = <1>;
	#size-cells = <0>;
	reg = <1>;

	/* routed to PCIe0/mSATA connector (CN7A) */
	};

	i2c@2 {
	#address-cells = <1>;
	#size-cells = <0>;
	reg = <2>;

	/* routed to PCIe1/USB2 connector (CN61A) */
	};

	i2c@3 {
	#address-cells = <1>;
	#size-cells = <0>;
	reg = <3>;

	/* routed to PCIe2 connector (CN62A) */
	};

	i2c@4 {
	#address-cells = <1>;
	#size-cells = <0>;
	reg = <4>;

	/* routed to SFP+ */
	};

	i2c@5 {
	#address-cells = <1>;
	#size-cells = <0>;
	reg = <5>;

	/* ATSHA204A at address 0x64 */
	};

	i2c@6 {
	#address-cells = <1>;
	#size-cells = <0>;
	reg = <6>;

	/* exposed on pin header */
	};

	i2c@7 {
	#address-cells = <1>;
	#size-cells = <0>;
	reg = <7>;

	pcawan: gpio@71 {
	/*
	* GPIO expander for SFP+ signals and
	* and phy irq
	*/
	compatible = "nxp,pca9538";
	reg = <0x71>;

	pinctrl-names = "default";
	pinctrl-0 = <&pcawan_pins>;

	interrupt-parent = <&gpio1>;
	interrupts = <14 IRQ_TYPE_LEVEL_LOW>;

	gpio-controller;
	#gpio-cells = <2>;
	};
	};
	};
	};

	&mdio {
	pinctrl-names = "default";
	pinctrl-0 = <&mdio_pins>;
	status = "okay";

	phy1: phy@1 {
	status = "okay";
	compatible = "ethernet-phy-id0141.0DD1", "ethernet-phy-ieee802.3-c22";
	reg = <1>;

	/* irq is connected to &pcawan pin 7 */
	};

	/* Switch MV88E6176 at address 0x10 */
	switch@10 {
	compatible = "marvell,mv88e6085";
	#address-cells = <1>;
	#size-cells = <0>;
	dsa,member = <0 0>;

	reg = <0x10>;

	ports {
	#address-cells = <1>;
	#size-cells = <0>;

	ports@0 {
	reg = <0>;
	label = "lan0";
	};

	ports@1 {
	reg = <1>;
	label = "lan1";
	};

	ports@2 {
	reg = <2>;
	label = "lan2";
	};

	ports@3 {
	reg = <3>;
	label = "lan3";
	};

	ports@4 {
	reg = <4>;
	label = "lan4";
	};

	ports@5 {
	reg = <5>;
	label = "cpu";
	ethernet = <&eth1>;
	phy-mode = "rgmii-id";

	fixed-link {
	speed = <1000>;
	full-duplex;
	};
	};

	/* port 6 is connected to eth0 */
	};
	};
	};

	&pinctrl {
	pcawan_pins: pcawan-pins {
	marvell,pins = "mpp46";
	marvell,function = "gpio";
	};

	spi0cs0_pins: spi0cs0-pins {
	marvell,pins = "mpp25";
	marvell,function = "spi0";
	};

	spi0cs1_pins: spi0cs1-pins {
	marvell,pins = "mpp26";
	marvell,function = "spi0";
	};
	};

	&spi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&spi0_pins &spi0cs0_pins>;
	status = "okay";

	spi-nor@0 {
	compatible = "spansion,s25fl164k", "jedec,spi-nor";
	#address-cells = <1>;
	#size-cells = <1>;
	reg = <0>;
	spi-max-frequency = <40000000>;

	partitions {
	compatible = "fixed-partitions";
	#address-cells = <1>;
	#size-cells = <1>;

	partition@0 {
	reg = <0x0 0x00100000>;
	label = "U-Boot";
	};

	partition@100000 {
	reg = <0x00100000 0x00700000>;
	label = "Rescue system";
	};
	};
	};

	/* MISO, MOSI, SCLK and CS1 are routed to pin header CN11 */
	};

	&uart0 {
	/* Pin header CN10 */
	pinctrl-names = "default";
	pinctrl-0 = <&uart0_pins>;
	status = "okay";
	};

	&uart1 {
	/* Pin header CN11 */
	pinctrl-names = "default";
	pinctrl-0 = <&uart1_pins>;
	status = "okay";
	};