commit | a65ec4637c0d8f68f6d5e7ce234d22ab3e4f86cd | [log] [tgz] |
---|---|---|
author | Tom Rini <trini@konsulko.com> | Fri May 02 14:24:21 2025 -0600 |
committer | Tom Rini <trini@konsulko.com> | Fri May 02 15:32:45 2025 -0600 |
tree | 9aeeefff22677313c80ac2323e1c1f0712e96817 | |
parent | c12e9372058d9a4d3bdba69a8e7fba4092409996 [diff] | |
parent | f62d9024706b5d1c7df3e49b038ceae5269a4168 [diff] |
Merge patch series "k3-j784s4*: Enable ESMs and related PMIC" Udit Kumar <u-kumar1@ti.com> says: This series enables the ESMs and the associated PMIC. Programming these bits is a requirement to make the watchdog actually reset the board. Series supports WDT reset on all TI platforms based upon J784S4 SOC including cut down (J742S2). Bootlogs for reset AM69: https://gist.github.com/uditkumarti/dca2171aafd6d50c82159346f9a0102f#file-am69-L2466 J784S4: https://gist.github.com/uditkumarti/dca2171aafd6d50c82159346f9a0102f#file-j784s4-L2704 J742S2: https://gist.github.com/uditkumarti/dca2171aafd6d50c82159346f9a0102f#file-j742s2-L2614 Link: https://lore.kernel.org/r/20250427070323.590449-1-u-kumar1@ti.com