Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b35aa4f7b4ddadb58b2c20e407a95f1480e618b9 / . / dts / upstream / Bindings / fpga
tree: 3336b6370c8bd6f566110324b034a0029180464e [path history] [tgz]
  1. altera-passive-serial.txt
  2. altera-pr-ip.txt
  3. altera-socfpga-a10-fpga-mgr.txt
  4. altera-socfpga-fpga-mgr.txt
  5. altr,freeze-bridge-controller.yaml
  6. altr,socfpga-fpga2sdram-bridge.yaml
  7. altr,socfpga-hps2fpga-bridge.yaml
  8. fpga-bridge.yaml
  9. fpga-region.txt
  10. intel-stratix10-soc-fpga-mgr.txt
  11. lattice,sysconfig.yaml
  12. lattice-ice40-fpga-mgr.txt
  13. lattice-machxo2-spi.txt
  14. microchip,mpf-spi-fpga-mgr.yaml
  15. xilinx-zynq-fpga-mgr.yaml
  16. xlnx,fpga-slave-serial.yaml
  17. xlnx,pr-decoupler.yaml
  18. xlnx,versal-fpga.yaml
  19. xlnx,zynqmp-pcap-fpga.yaml