Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / af32b89e4ff837f8b4038f8f2ea2a46e6b86734f^! / . / arch / riscv / dts / cv1800b-milkv-duo.dts
commitaf32b89e4ff837f8b4038f8f2ea2a46e6b86734f[log] [tgz]
authorKongyang Liu <seashell11234455@gmail.com>Sat Apr 20 15:00:28 2024 +0800
committerLeo Yu-Chi Liang <ycliang@andestech.com>Thu May 02 00:01:18 2024 +0800
treee8112f263ba473459adcaa88d63ab242009675c3
parent1fbf86c04efbb1bda8bf94cdd015029e4c366844 [diff] [blame]
riscv: dts: sophgo: Add ethernet node

Add ethernet node for cv1800b SoC

Signed-off-by: Kongyang Liu <seashell11234455@gmail.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>

diff --git a/arch/riscv/dts/cv1800b-milkv-duo.dts b/arch/riscv/dts/cv1800b-milkv-duo.dts
index 94e64dd..f6ae882 100644
--- a/arch/riscv/dts/cv1800b-milkv-duo.dts
+++ b/arch/riscv/dts/cv1800b-milkv-duo.dts

@@ -29,6 +29,11 @@
 	};
 };
 
+&ethernet0 {
+	status = "okay";
+	phy-mode = "rmii";
+};
+
 &osc {
 	clock-frequency = <25000000>;
 };