Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
6f3e87a914c4adc1369f9505350b8fcc56a5404f
/
.
/
board
/
renesas
/
lager
/
Makefile
blob: 77e380f9335b6a485cd47f9e7cf3aa38bde48b48 [
file
] [
log
] [
blame
]
#
# board/renesas/lager/Makefile
#
# Copyright (C) 2013 Renesas Electronics Corporation
#
# SPDX-License-Identifier: GPL-2.0
#
ifdef CONFIG_XPL_BUILD
obj
-
y
:=
lager_spl
.
o
else
obj
-
y
:=
lager
.
o qos
.
o
endif