| commit | 833e8d6816c8ba7e4ffaa1be2a6b3948d779668e | [log] [tgz] |
|---|---|---|
| author | Michal Simek <michal.simek@amd.com> | Thu Mar 13 13:23:46 2025 +0100 |
| committer | Michal Simek <michal.simek@amd.com> | Wed Apr 16 13:42:06 2025 +0200 |
| tree | 975566662bec0c8ae534f30b56f4f5925d9a2365 | |
| parent | 522b57bf25a33f8fa2721af008e2d2593de58618 [diff] |
serial: Setup default base and frequency for Versal platforms
Add useful default debug uart values for all Versal platforms to simplify
and speed up debug uart enabling.
The similar change has been done for Zynq/ZynqMP by commit ad55d99e3cc3
("serial: Setup serial base and freq for zynq/zynqmp").
Signed-off-by: Michal Simek <michal.simek@amd.com>
Link: https://lore.kernel.org/r/86edf3dbb6de16337aac36f5121f306f83149fc0.1741868624.git.michal.simek@amd.com