Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
0d6780dd73b335918143c426dab9947d63df2b82
/
.
/
board
/
freescale
/
t4rdb
/
t4_sd_rcw.cfg
blob: cc2bff68269c034892bdf88d10db764a47ff812c [
file
] [
log
] [
blame
]
#PBL preamble and RCW header
aa55aa55
010e0100
#serdes protocol 27_55_1_9
16070019
18101916
00000000
00000000
6c6e0848
00448c00
6c020000
f5000000
00000000
ee0000ee
00000000
000307fc
00000000
00000000
00000000
00000028