| Overview |
| -------- |
| The LS2085A Reference Design (RDB) is a high-performance computing, |
| evaluation, and development platform that supports the QorIQ LS2085A |
| Layerscape Architecture processor. |
| |
| LS2085A SoC Overview |
| ------------------ |
| The LS2085A integrated multicore processor combines eight ARM Cortex-A57 |
| processor cores with high-performance data path acceleration logic and network |
| and peripheral bus interfaces required for networking, telecom/datacom, |
| wireless infrastructure, and mil/aerospace applications. |
| |
| The LS2085A SoC includes the following function and features: |
| |
| - Eight 64-bit ARM Cortex-A57 CPUs |
| - 1 MB platform cache with ECC |
| - Two 64-bit DDR4 SDRAM memory controllers with ECC and interleaving support |
| - One secondary 32-bit DDR4 SDRAM memory controller, intended for use by |
| the AIOP |
| - Data path acceleration architecture (DPAA2) incorporating acceleration for |
| the following functions: |
| - Packet parsing, classification, and distribution (WRIOP) |
| - Queue and Hardware buffer management for scheduling, packet sequencing, and |
| congestion management, buffer allocation and de-allocation (QBMan) |
| - Cryptography acceleration (SEC) at up to 10 Gbps |
| - RegEx pattern matching acceleration (PME) at up to 10 Gbps |
| - Decompression/compression acceleration (DCE) at up to 20 Gbps |
| - Accelerated I/O processing (AIOP) at up to 20 Gbps |
| - QDMA engine |
| - 16 SerDes lanes at up to 10.3125 GHz |
| - Ethernet interfaces |
| - Up to eight 10 Gbps Ethernet MACs |
| - Up to eight 1 / 2.5 Gbps Ethernet MACs |
| - High-speed peripheral interfaces |
| - Four PCIe 3.0 controllers, one supporting SR-IOV |
| - Additional peripheral interfaces |
| - Two serial ATA (SATA 3.0) controllers |
| - Two high-speed USB 3.0 controllers with integrated PHY |
| - Enhanced secure digital host controller (eSDXC/eMMC) |
| - Serial peripheral interface (SPI) controller |
| - Quad Serial Peripheral Interface (QSPI) Controller |
| - Four I2C controllers |
| - Two DUARTs |
| - Integrated flash controller (IFC 2.0) supporting NAND and NOR flash |
| - Support for hardware virtualization and partitioning enforcement |
| - QorIQ platform's trust architecture 3.0 |
| - Service processor (SP) provides pre-boot initialization and secure-boot |
| capabilities |
| |
| LS2085ARDB board Overview |
| ----------------------- |
| - SERDES Connections, 16 lanes supporting: |
| - PCI Express - 3.0 |
| - SATA 3.0 |
| - XFI |
| - DDR Controller |
| - Two ports of 72-bits (8-bits ECC) DDR4. Each port supports four |
| chip-selects and two DIMM connectors. Support is up to 2133MT/s. |
| - One port of 40-bits (8-bits ECC) DDR4 which supports four chip-selects |
| and two DIMM connectors. Support is up to 1600MT/s. |
| -IFC/Local Bus |
| - IFC rev. 2.0 implementation supporting Little Endian connection scheme. |
| - 128 MB NOR flash 16-bit data bus |
| - One 2 GB NAND flash with ECC support |
| - CPLD connection |
| - USB 3.0 |
| - Two high speed USB 3.0 ports |
| - First USB 3.0 port configured as Host with Type-A connector |
| - Second USB 3.0 port configured as OTG with micro-AB connector |
| - SDHC adapter |
| - SD Card Rev 2.0 and Rev 3.0 |
| - DSPI |
| - 128 MB high-speed flash Memory for boot code and storage (up to 108MHz) |
| - 4 I2C controllers |
| - Two SATA onboard connectors |
| - UART |
| - ARM JTAG support |
| |
| Memory map from core's view |
| ---------------------------- |
| 0x00_0000_0000 .. 0x00_000F_FFFF Boot Rom |
| 0x00_0100_0000 .. 0x00_0FFF_FFFF CCSR |
| 0x00_1800_0000 .. 0x00_181F_FFFF OCRAM |
| 0x00_3000_0000 .. 0x00_3FFF_FFFF IFC region #1 |
| 0x00_8000_0000 .. 0x00_FFFF_FFFF DDR region #1 |
| 0x05_1000_0000 .. 0x05_FFFF_FFFF IFC region #2 |
| 0x80_8000_0000 .. 0xFF_FFFF_FFFF DDR region #2 |
| |
| Other addresses are either reserved, or not used directly by u-boot. |
| This list should be updated when more addresses are used. |
| |
| IFC region map from core's view |
| ------------------------------- |
| During boot i.e. IFC Region #1:- |
| 0x30000000 - 0x37ffffff : 128MB : NOR flash |
| 0x3C000000 - 0x40000000 : 64MB : CPLD |
| |
| After relocate to DDR i.e. IFC Region #2:- |
| 0x5_1000_0000..0x5_1fff_ffff Memory Hole |
| 0x5_2000_0000..0x5_3fff_ffff IFC CSx (CPLD, NAND and others 512MB) |
| 0x5_4000_0000..0x5_7fff_ffff ASIC or others 1GB |
| 0x5_8000_0000..0x5_bfff_ffff IFC CS0 1GB (NOR/Promjet) |
| 0x5_C000_0000..0x5_ffff_ffff IFC CS1 1GB (NOR/Promjet) |
| |
| Booting Options |
| --------------- |
| a) NOR boot |
| b) NAND boot |