| From fe15bfb3335bcbdf95fed1563646d84154607b42 Mon Sep 17 00:00:00 2001 |
| From: Shayne Chen <shayne.chen@mediatek.com> |
| Date: Fri, 24 Mar 2023 14:02:32 +0800 |
| Subject: [PATCH 019/116] mtk: wifi: mt76: mt7996: add debug tool |
| |
| Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com> |
| |
| Add PSM bit in sta_info |
| |
| Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com> |
| |
| Remove the duplicate function in mtk_debugfs.c & mtk_debug_i.c |
| Only enable mt7996_mcu_fw_log_2_host function in mcu.c |
| |
| Signed-off-by: MeiChia Chiu <meichia.chiu@mediatek.com> |
| |
| Support more ids category NDPA/NDP TXD/FBK and debug log recommended by |
| CTD members. |
| |
| This commit equals to run the follwoing commands on Logan driver: |
| command: |
| 1. iwpriv ra0 set fw_dbg=1:84 |
| 2. iwpriv ra0 set fw_dbg=2:84 |
| 3. iwpriv ra0 set fw_dbg=1:101 |
| |
| Signed-off-by: Howard Hsu <howard-yh.hsu@mediatek.com> |
| |
| mtk: wifi: mt76: mt7996: add wtbl_info support for mt7992 |
| |
| Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com> |
| |
| mtk: wifi: mt76: mt7996: add mt7992 & mt7996 CR debug offset revision |
| |
| Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com> |
| |
| mtk: wifi: mt76: mt7992: refactor code for FW log |
| |
| Refactor code for FW log. |
| |
| Signed-off-by: Benjamin Lin <benjamin-jw.lin@mediatek.com> |
| |
| mtk: wifi: mt76: mt7996: support disable muru debug info when recording fwlog |
| |
| When we record fwlog, we will also enable recording muru debug info log by |
| default. However, in certain test scenarios, this can result in |
| recording too many logs, causing inconvenience during issue analysis. |
| Therefore, this commit adds an debug option, fw_debug_muru_disable, in |
| debugfs. User can modify this option to enable/disable recording muru |
| debug info log. |
| |
| [Usage] |
| Set: |
| $ echo val > debugfs/fw_debug_muru_disable |
| Get: |
| $ cat debugfs/fw_debug_muru_disable |
| |
| val can be the following values: |
| 0 = enable recording muru debug info (Default value) |
| 1 = disable recording muru debug info |
| |
| Signed-off-by: Howard Hsu <howard-yh.hsu@mediatek.com> |
| |
| mtk: wifi: mt76: mt7996: add adie id & ver dump |
| |
| Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com> |
| --- |
| mt76.h | 2 + |
| mt7996/Makefile | 4 + |
| mt7996/coredump.c | 10 +- |
| mt7996/coredump.h | 7 + |
| mt7996/debugfs.c | 128 ++- |
| mt7996/mac.c | 3 + |
| mt7996/mt7996.h | 13 + |
| mt7996/mtk_debug.h | 2286 ++++++++++++++++++++++++++++++++++++++ |
| mt7996/mtk_debugfs.c | 2507 ++++++++++++++++++++++++++++++++++++++++++ |
| mt7996/mtk_mcu.c | 39 + |
| mt7996/mtk_mcu.h | 19 + |
| tools/fwlog.c | 25 +- |
| 12 files changed, 5018 insertions(+), 25 deletions(-) |
| create mode 100644 mt7996/mtk_debug.h |
| create mode 100644 mt7996/mtk_debugfs.c |
| create mode 100644 mt7996/mtk_mcu.c |
| create mode 100644 mt7996/mtk_mcu.h |
| |
| diff --git a/mt76.h b/mt76.h |
| index 7f3ec40..b421a98 100644 |
| --- a/mt76.h |
| +++ b/mt76.h |
| @@ -399,6 +399,8 @@ struct mt76_txwi_cache { |
| struct sk_buff *skb; |
| void *ptr; |
| }; |
| + |
| + unsigned long jiffies; |
| }; |
| |
| struct mt76_rx_tid { |
| diff --git a/mt7996/Makefile b/mt7996/Makefile |
| index 07c8b55..a056b40 100644 |
| --- a/mt7996/Makefile |
| +++ b/mt7996/Makefile |
| @@ -1,4 +1,6 @@ |
| # SPDX-License-Identifier: ISC |
| +EXTRA_CFLAGS += -DCONFIG_MT76_LEDS |
| +EXTRA_CFLAGS += -DCONFIG_MTK_DEBUG |
| |
| obj-$(CONFIG_MT7996E) += mt7996e.o |
| |
| @@ -6,3 +8,5 @@ mt7996e-y := pci.o init.o dma.o eeprom.o main.o mcu.o mac.o \ |
| debugfs.o mmio.o |
| |
| mt7996e-$(CONFIG_DEV_COREDUMP) += coredump.o |
| + |
| +mt7996e-y += mtk_debugfs.o mtk_mcu.o |
| diff --git a/mt7996/coredump.c b/mt7996/coredump.c |
| index 60b8808..a7f91b5 100644 |
| --- a/mt7996/coredump.c |
| +++ b/mt7996/coredump.c |
| @@ -195,7 +195,7 @@ mt7996_coredump_fw_stack(struct mt7996_dev *dev, u8 type, struct mt7996_coredump |
| } |
| } |
| |
| -static struct mt7996_coredump *mt7996_coredump_build(struct mt7996_dev *dev, u8 type) |
| +struct mt7996_coredump *mt7996_coredump_build(struct mt7996_dev *dev, u8 type, bool full_dump) |
| { |
| struct mt7996_crash_data *crash_data = dev->coredump.crash_data[type]; |
| struct mt7996_coredump *dump; |
| @@ -206,7 +206,7 @@ static struct mt7996_coredump *mt7996_coredump_build(struct mt7996_dev *dev, u8 |
| |
| len = hdr_len; |
| |
| - if (coredump_memdump && crash_data->memdump_buf_len) |
| + if (full_dump && coredump_memdump && crash_data->memdump_buf_len) |
| len += sizeof(*dump_mem) + crash_data->memdump_buf_len; |
| |
| sofar += hdr_len; |
| @@ -248,6 +248,9 @@ static struct mt7996_coredump *mt7996_coredump_build(struct mt7996_dev *dev, u8 |
| mt7996_coredump_fw_state(dev, type, dump, &exception); |
| mt7996_coredump_fw_stack(dev, type, dump, exception); |
| |
| + if (!full_dump) |
| + goto skip_dump_mem; |
| + |
| /* gather memory content */ |
| dump_mem = (struct mt7996_coredump_mem *)(buf + sofar); |
| dump_mem->len = crash_data->memdump_buf_len; |
| @@ -255,6 +258,7 @@ static struct mt7996_coredump *mt7996_coredump_build(struct mt7996_dev *dev, u8 |
| memcpy(dump_mem->data, crash_data->memdump_buf, |
| crash_data->memdump_buf_len); |
| |
| +skip_dump_mem: |
| mutex_unlock(&dev->dump_mutex); |
| |
| return dump; |
| @@ -264,7 +268,7 @@ int mt7996_coredump_submit(struct mt7996_dev *dev, u8 type) |
| { |
| struct mt7996_coredump *dump; |
| |
| - dump = mt7996_coredump_build(dev, type); |
| + dump = mt7996_coredump_build(dev, type, true); |
| if (!dump) { |
| dev_warn(dev->mt76.dev, "no crash dump data found\n"); |
| return -ENODATA; |
| diff --git a/mt7996/coredump.h b/mt7996/coredump.h |
| index 01ed373..93cd84a 100644 |
| --- a/mt7996/coredump.h |
| +++ b/mt7996/coredump.h |
| @@ -75,6 +75,7 @@ struct mt7996_mem_region { |
| const struct mt7996_mem_region * |
| mt7996_coredump_get_mem_layout(struct mt7996_dev *dev, u8 type, u32 *num); |
| struct mt7996_crash_data *mt7996_coredump_new(struct mt7996_dev *dev, u8 type); |
| +struct mt7996_coredump *mt7996_coredump_build(struct mt7996_dev *dev, u8 type, bool full_dump); |
| int mt7996_coredump_submit(struct mt7996_dev *dev, u8 type); |
| int mt7996_coredump_register(struct mt7996_dev *dev); |
| void mt7996_coredump_unregister(struct mt7996_dev *dev); |
| @@ -92,6 +93,12 @@ static inline int mt7996_coredump_submit(struct mt7996_dev *dev, u8 type) |
| return 0; |
| } |
| |
| +static inline struct |
| +mt7996_coredump *mt7996_coredump_build(struct mt7996_dev *dev, u8 type, bool full_dump) |
| +{ |
| + return NULL; |
| +} |
| + |
| static inline struct |
| mt7996_crash_data *mt7996_coredump_new(struct mt7996_dev *dev, u8 type) |
| { |
| diff --git a/mt7996/debugfs.c b/mt7996/debugfs.c |
| index 62c03d0..344c759 100644 |
| --- a/mt7996/debugfs.c |
| +++ b/mt7996/debugfs.c |
| @@ -295,11 +295,39 @@ mt7996_fw_debug_wm_set(void *data, u64 val) |
| DEBUG_SPL, |
| DEBUG_RPT_RX, |
| DEBUG_RPT_RA = 68, |
| - } debug; |
| + DEBUG_IDS_SND = 84, |
| + DEBUG_IDS_PP = 93, |
| + DEBUG_IDS_RA = 94, |
| + DEBUG_IDS_BF = 95, |
| + DEBUG_IDS_SR = 96, |
| + DEBUG_IDS_RU = 97, |
| + DEBUG_IDS_MUMIMO = 98, |
| + DEBUG_IDS_ERR_LOG = 101, |
| + }; |
| + u8 debug_category[] = { |
| + DEBUG_TXCMD, |
| + DEBUG_CMD_RPT_TX, |
| + DEBUG_CMD_RPT_TRIG, |
| + DEBUG_SPL, |
| + DEBUG_RPT_RX, |
| + DEBUG_RPT_RA, |
| + DEBUG_IDS_SND, |
| + DEBUG_IDS_PP, |
| + DEBUG_IDS_RA, |
| + DEBUG_IDS_BF, |
| + DEBUG_IDS_SR, |
| + DEBUG_IDS_RU, |
| + DEBUG_IDS_MUMIMO, |
| + DEBUG_IDS_ERR_LOG, |
| + }; |
| bool tx, rx, en; |
| int ret; |
| + u8 i; |
| |
| dev->fw_debug_wm = val ? MCU_FW_LOG_TO_HOST : 0; |
| +#ifdef CONFIG_MTK_DEBUG |
| + dev->fw_debug_wm = val; |
| +#endif |
| |
| if (dev->fw_debug_bin) |
| val = MCU_FW_LOG_RELAY; |
| @@ -314,18 +342,21 @@ mt7996_fw_debug_wm_set(void *data, u64 val) |
| if (ret) |
| return ret; |
| |
| - for (debug = DEBUG_TXCMD; debug <= DEBUG_RPT_RA; debug++) { |
| - if (debug == 67) |
| - continue; |
| - |
| - if (debug == DEBUG_RPT_RX) |
| + for (i = 0; i < ARRAY_SIZE(debug_category); i++) { |
| + if (debug_category[i] == DEBUG_RPT_RX) |
| val = en && rx; |
| else |
| val = en && tx; |
| |
| - ret = mt7996_mcu_fw_dbg_ctrl(dev, debug, val); |
| + ret = mt7996_mcu_fw_dbg_ctrl(dev, debug_category[i], val); |
| if (ret) |
| return ret; |
| + |
| + if (debug_category[i] == DEBUG_IDS_SND && en) { |
| + ret = mt7996_mcu_fw_dbg_ctrl(dev, debug_category[i], 2); |
| + if (ret) |
| + return ret; |
| + } |
| } |
| |
| return 0; |
| @@ -397,6 +428,39 @@ remove_buf_file_cb(struct dentry *f) |
| return 0; |
| } |
| |
| +static int |
| +mt7996_fw_debug_muru_set(void *data) |
| +{ |
| + struct mt7996_dev *dev = data; |
| + enum { |
| + DEBUG_BSRP_STATUS = 256, |
| + DEBUG_TX_DATA_BYTE_CONUT, |
| + DEBUG_RX_DATA_BYTE_CONUT, |
| + DEBUG_RX_TOTAL_BYTE_CONUT, |
| + DEBUG_INVALID_TID_BSR, |
| + DEBUG_UL_LONG_TERM_PPDU_TYPE, |
| + DEBUG_DL_LONG_TERM_PPDU_TYPE, |
| + DEBUG_PPDU_CLASS_TRIG_ONOFF, |
| + DEBUG_AIRTIME_BUSY_STATUS, |
| + DEBUG_UL_OFDMA_MIMO_STATUS, |
| + DEBUG_RU_CANDIDATE, |
| + DEBUG_MEC_UPDATE_AMSDU, |
| + } debug; |
| + int ret; |
| + |
| + if (dev->fw_debug_muru_disable) |
| + return 0; |
| + |
| + for (debug = DEBUG_BSRP_STATUS; debug <= DEBUG_MEC_UPDATE_AMSDU; debug++) { |
| + ret = mt7996_mcu_muru_dbg_info(dev, debug, |
| + dev->fw_debug_bin & BIT(0)); |
| + if (ret) |
| + return ret; |
| + } |
| + |
| + return 0; |
| +} |
| + |
| static int |
| mt7996_fw_debug_bin_set(void *data, u64 val) |
| { |
| @@ -405,17 +469,23 @@ mt7996_fw_debug_bin_set(void *data, u64 val) |
| .remove_buf_file = remove_buf_file_cb, |
| }; |
| struct mt7996_dev *dev = data; |
| + int ret; |
| |
| - if (!dev->relay_fwlog) |
| + if (!dev->relay_fwlog) { |
| dev->relay_fwlog = relay_open("fwlog_data", dev->debugfs_dir, |
| 1500, 512, &relay_cb, NULL); |
| - if (!dev->relay_fwlog) |
| - return -ENOMEM; |
| + if (!dev->relay_fwlog) |
| + return -ENOMEM; |
| + } |
| |
| dev->fw_debug_bin = val; |
| |
| relay_reset(dev->relay_fwlog); |
| |
| + ret = mt7996_fw_debug_muru_set(dev); |
| + if (ret) |
| + return ret; |
| + |
| return mt7996_fw_debug_wm_set(dev, dev->fw_debug_wm); |
| } |
| |
| @@ -785,6 +855,30 @@ mt7996_rf_regval_set(void *data, u64 val) |
| DEFINE_DEBUGFS_ATTRIBUTE(fops_rf_regval, mt7996_rf_regval_get, |
| mt7996_rf_regval_set, "0x%08llx\n"); |
| |
| +static int |
| +mt7996_fw_debug_muru_disable_set(void *data, u64 val) |
| +{ |
| + struct mt7996_dev *dev = data; |
| + |
| + dev->fw_debug_muru_disable = !!val; |
| + |
| + return 0; |
| +} |
| + |
| +static int |
| +mt7996_fw_debug_muru_disable_get(void *data, u64 *val) |
| +{ |
| + struct mt7996_dev *dev = data; |
| + |
| + *val = dev->fw_debug_muru_disable; |
| + |
| + return 0; |
| +} |
| + |
| +DEFINE_DEBUGFS_ATTRIBUTE(fops_fw_debug_muru_disable, |
| + mt7996_fw_debug_muru_disable_get, |
| + mt7996_fw_debug_muru_disable_set, "%lld\n"); |
| + |
| int mt7996_init_debugfs(struct mt7996_phy *phy) |
| { |
| struct mt7996_dev *dev = phy->dev; |
| @@ -820,10 +914,17 @@ int mt7996_init_debugfs(struct mt7996_phy *phy) |
| debugfs_create_devm_seqfile(dev->mt76.dev, "rdd_monitor", dir, |
| mt7996_rdd_monitor); |
| } |
| + debugfs_create_file("fw_debug_muru_disable", 0600, dir, dev, |
| + &fops_fw_debug_muru_disable); |
| |
| if (phy == &dev->phy) |
| dev->debugfs_dir = dir; |
| |
| +#ifdef CONFIG_MTK_DEBUG |
| + debugfs_create_u16("wlan_idx", 0600, dir, &dev->wlan_idx); |
| + mt7996_mtk_init_debugfs(phy, dir); |
| +#endif |
| + |
| return 0; |
| } |
| |
| @@ -835,7 +936,11 @@ mt7996_debugfs_write_fwlog(struct mt7996_dev *dev, const void *hdr, int hdrlen, |
| unsigned long flags; |
| void *dest; |
| |
| + if (!dev->relay_fwlog) |
| + return; |
| + |
| spin_lock_irqsave(&lock, flags); |
| + |
| dest = relay_reserve(dev->relay_fwlog, hdrlen + len + 4); |
| if (dest) { |
| *(u32 *)dest = hdrlen + len; |
| @@ -868,9 +973,6 @@ void mt7996_debugfs_rx_fw_monitor(struct mt7996_dev *dev, const void *data, int |
| .msg_type = cpu_to_le16(PKT_TYPE_RX_FW_MONITOR), |
| }; |
| |
| - if (!dev->relay_fwlog) |
| - return; |
| - |
| hdr.serial_id = cpu_to_le16(dev->fw_debug_seq++); |
| hdr.timestamp = cpu_to_le32(mt76_rr(dev, MT_LPON_FRCR(0))); |
| hdr.len = *(__le16 *)data; |
| diff --git a/mt7996/mac.c b/mt7996/mac.c |
| index d88bbfb..1f53d23 100644 |
| --- a/mt7996/mac.c |
| +++ b/mt7996/mac.c |
| @@ -936,6 +936,9 @@ int mt7996_tx_prepare_skb(struct mt76_dev *mdev, void *txwi_ptr, |
| id = mt76_token_consume(mdev, &t); |
| if (id < 0) |
| return id; |
| +#ifdef CONFIG_MTK_DEBUG |
| + t->jiffies = jiffies; |
| +#endif |
| |
| pid = mt76_tx_status_skb_add(mdev, wcid, tx_info->skb); |
| memset(txwi_ptr, 0, MT_TXD_SIZE); |
| diff --git a/mt7996/mt7996.h b/mt7996/mt7996.h |
| index e12ad31..696e16f 100644 |
| --- a/mt7996/mt7996.h |
| +++ b/mt7996/mt7996.h |
| @@ -362,6 +362,7 @@ struct mt7996_dev { |
| u8 fw_debug_wa; |
| u8 fw_debug_bin; |
| u16 fw_debug_seq; |
| + bool fw_debug_muru_disable; |
| |
| struct dentry *debugfs_dir; |
| struct rchan *relay_fwlog; |
| @@ -374,6 +375,17 @@ struct mt7996_dev { |
| spinlock_t reg_lock; |
| |
| u8 wtbl_size_group; |
| + |
| +#ifdef CONFIG_MTK_DEBUG |
| + u16 wlan_idx; |
| + struct { |
| + u8 sku_disable; |
| + u32 fw_dbg_module; |
| + u8 fw_dbg_lv; |
| + u32 bcn_total_cnt[__MT_MAX_BAND]; |
| + } dbg; |
| + const struct mt7996_dbg_reg_desc *dbg_reg; |
| +#endif |
| }; |
| |
| enum { |
| @@ -670,6 +682,7 @@ u32 mt7996_wed_init_buf(void *ptr, dma_addr_t phys, int token_id); |
| |
| #ifdef CONFIG_MTK_DEBUG |
| int mt7996_mtk_init_debugfs(struct mt7996_phy *phy, struct dentry *dir); |
| +int mt7996_mcu_muru_dbg_info(struct mt7996_dev *dev, u16 item, u8 val); |
| #endif |
| |
| #ifdef CONFIG_NET_MEDIATEK_SOC_WED |
| diff --git a/mt7996/mtk_debug.h b/mt7996/mtk_debug.h |
| new file mode 100644 |
| index 0000000..27d8f1c |
| --- /dev/null |
| +++ b/mt7996/mtk_debug.h |
| @@ -0,0 +1,2286 @@ |
| +#ifndef __MTK_DEBUG_H |
| +#define __MTK_DEBUG_H |
| + |
| +#ifdef CONFIG_MTK_DEBUG |
| +#define NO_SHIFT_DEFINE 0xFFFFFFFF |
| +#define BITS(m, n) (~(BIT(m)-1) & ((BIT(n) - 1) | BIT(n))) |
| + |
| +#define GET_FIELD(_field, _reg) \ |
| + ({ \ |
| + (((_reg) & (_field##_MASK)) >> (_field##_SHIFT)); \ |
| + }) |
| + |
| +#define __DBG_OFFS(id) (dev->dbg_reg->offs_rev[(id)]) |
| + |
| +enum dbg_offs_rev { |
| + AGG_AALCR2, |
| + AGG_AALCR3, |
| + AGG_AALCR4, |
| + AGG_AALCR5, |
| + AGG_AALCR6, |
| + AGG_AALCR7, |
| + MIB_TDRCR0, |
| + MIB_TDRCR1, |
| + MIB_TDRCR2, |
| + MIB_TDRCR3, |
| + MIB_TDRCR4, |
| + MIB_RSCR26, |
| + MIB_TSCR18, |
| + MIB_TRDR0, |
| + MIB_TRDR2, |
| + MIB_TRDR3, |
| + MIB_TRDR4, |
| + MIB_TRDR5, |
| + MIB_TRDR6, |
| + MIB_TRDR7, |
| + MIB_TRDR8, |
| + MIB_TRDR9, |
| + MIB_TRDR10, |
| + MIB_TRDR11, |
| + MIB_TRDR12, |
| + MIB_TRDR13, |
| + MIB_TRDR14, |
| + MIB_TRDR15, |
| + MIB_MSR0, |
| + MIB_MSR1, |
| + MIB_MSR2, |
| + MIB_MCTR5, |
| + MIB_MCTR6, |
| + __MT_DBG_OFFS_REV_MAX, |
| +}; |
| + |
| +static const u32 mt7996_dbg_offs[] = { |
| + [AGG_AALCR2] = 0x128, |
| + [AGG_AALCR3] = 0x12c, |
| + [AGG_AALCR4] = 0x130, |
| + [AGG_AALCR5] = 0x134, |
| + [AGG_AALCR6] = 0x138, |
| + [AGG_AALCR7] = 0x13c, |
| + [MIB_TDRCR0] = 0x728, |
| + [MIB_TDRCR1] = 0x72c, |
| + [MIB_TDRCR2] = 0x730, |
| + [MIB_TDRCR3] = 0x734, |
| + [MIB_TDRCR4] = 0x738, |
| + [MIB_RSCR26] = 0x950, |
| + [MIB_TSCR18] = 0xa1c, |
| + [MIB_TRDR0] = 0xa24, |
| + [MIB_TRDR2] = 0xa2c, |
| + [MIB_TRDR3] = 0xa30, |
| + [MIB_TRDR4] = 0xa34, |
| + [MIB_TRDR5] = 0xa38, |
| + [MIB_TRDR6] = 0xa3c, |
| + [MIB_TRDR7] = 0xa40, |
| + [MIB_TRDR8] = 0xa44, |
| + [MIB_TRDR9] = 0xa48, |
| + [MIB_TRDR10] = 0xa4c, |
| + [MIB_TRDR11] = 0xa50, |
| + [MIB_TRDR12] = 0xa54, |
| + [MIB_TRDR13] = 0xa58, |
| + [MIB_TRDR14] = 0xa5c, |
| + [MIB_TRDR15] = 0xa60, |
| + [MIB_MSR0] = 0xa64, |
| + [MIB_MSR1] = 0xa68, |
| + [MIB_MSR2] = 0xa6c, |
| + [MIB_MCTR5] = 0xa70, |
| + [MIB_MCTR6] = 0xa74, |
| +}; |
| + |
| +static const u32 mt7992_dbg_offs[] = { |
| + [AGG_AALCR2] = 0x12c, |
| + [AGG_AALCR3] = 0x130, |
| + [AGG_AALCR4] = 0x134, |
| + [AGG_AALCR5] = 0x138, |
| + [AGG_AALCR6] = 0x13c, |
| + [AGG_AALCR7] = 0x140, |
| + [MIB_TDRCR0] = 0x768, |
| + [MIB_TDRCR1] = 0x76c, |
| + [MIB_TDRCR2] = 0x770, |
| + [MIB_TDRCR3] = 0x774, |
| + [MIB_TDRCR4] = 0x778, |
| + [MIB_RSCR26] = 0x994, |
| + [MIB_TSCR18] = 0xb18, |
| + [MIB_TRDR0] = 0xb20, |
| + [MIB_TRDR2] = 0xb28, |
| + [MIB_TRDR3] = 0xb2c, |
| + [MIB_TRDR4] = 0xb30, |
| + [MIB_TRDR5] = 0xb34, |
| + [MIB_TRDR6] = 0xb38, |
| + [MIB_TRDR7] = 0xb3c, |
| + [MIB_TRDR8] = 0xb40, |
| + [MIB_TRDR9] = 0xb44, |
| + [MIB_TRDR10] = 0xb48, |
| + [MIB_TRDR11] = 0xb4c, |
| + [MIB_TRDR12] = 0xb50, |
| + [MIB_TRDR13] = 0xb54, |
| + [MIB_TRDR14] = 0xb58, |
| + [MIB_TRDR15] = 0xb5c, |
| + [MIB_MSR0] = 0xb60, |
| + [MIB_MSR1] = 0xb64, |
| + [MIB_MSR2] = 0xb68, |
| + [MIB_MCTR5] = 0xb6c, |
| + [MIB_MCTR6] = 0xb70, |
| +}; |
| + |
| +/* used to differentiate between generations */ |
| +struct mt7996_dbg_reg_desc { |
| + const u32 id; |
| + const u32 *offs_rev; |
| +}; |
| + |
| +/* AGG */ |
| +#define BN0_WF_AGG_TOP_BASE 0x820e2000 |
| +#define BN1_WF_AGG_TOP_BASE 0x820f2000 |
| +#define IP1_BN0_WF_AGG_TOP_BASE 0x830e2000 |
| + |
| +#define BN0_WF_AGG_TOP_SCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x0) // 2000 |
| +#define BN0_WF_AGG_TOP_SCR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x4) // 2004 |
| +#define BN0_WF_AGG_TOP_SCR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x8) // 2008 |
| +#define BN0_WF_AGG_TOP_BCR_ADDR (BN0_WF_AGG_TOP_BASE + 0xc) // 200C |
| +#define BN0_WF_AGG_TOP_BWCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x10) // 2010 |
| +#define BN0_WF_AGG_TOP_ARCR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x14) // 2014 |
| +#define BN0_WF_AGG_TOP_ARUCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x18) // 2018 |
| +#define BN0_WF_AGG_TOP_ARDCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x1c) // 201C |
| +#define BN0_WF_AGG_TOP_AALCR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x20) // 2020 |
| +#define BN0_WF_AGG_TOP_AALCR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x24) // 2024 |
| +#define BN0_WF_AGG_TOP_PCR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x28) // 2028 |
| +#define BN0_WF_AGG_TOP_PCR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x2c) // 202C |
| +#define BN0_WF_AGG_TOP_TTCR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x30) // 2030 |
| +#define BN0_WF_AGG_TOP_TTCR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x34) // 2034 |
| +#define BN0_WF_AGG_TOP_ACR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x38) // 2038 |
| +#define BN0_WF_AGG_TOP_ACR4_ADDR (BN0_WF_AGG_TOP_BASE + 0x3c) // 203C |
| +#define BN0_WF_AGG_TOP_ACR5_ADDR (BN0_WF_AGG_TOP_BASE + 0x40) // 2040 |
| +#define BN0_WF_AGG_TOP_ACR6_ADDR (BN0_WF_AGG_TOP_BASE + 0x44) // 2044 |
| +#define BN0_WF_AGG_TOP_ACR8_ADDR (BN0_WF_AGG_TOP_BASE + 0x4c) // 204C |
| +#define BN0_WF_AGG_TOP_MRCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x50) // 2050 |
| +#define BN0_WF_AGG_TOP_MMPDR_ADDR (BN0_WF_AGG_TOP_BASE + 0x54) // 2054 |
| +#define BN0_WF_AGG_TOP_GFPDR_ADDR (BN0_WF_AGG_TOP_BASE + 0x58) // 2058 |
| +#define BN0_WF_AGG_TOP_VHTPDR_ADDR (BN0_WF_AGG_TOP_BASE + 0x5c) // 205C |
| +#define BN0_WF_AGG_TOP_HEPDR_ADDR (BN0_WF_AGG_TOP_BASE + 0x60) // 2060 |
| +#define BN0_WF_AGG_TOP_CTCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x64) // 2064 |
| +#define BN0_WF_AGG_TOP_ATCR3_ADDR (BN0_WF_AGG_TOP_BASE + 0x68) // 2068 |
| +#define BN0_WF_AGG_TOP_SRCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x6c) // 206C |
| +#define BN0_WF_AGG_TOP_VBCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x70) // 2070 |
| +#define BN0_WF_AGG_TOP_TCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x74) // 2074 |
| +#define BN0_WF_AGG_TOP_SRHS_ADDR (BN0_WF_AGG_TOP_BASE + 0x78) // 2078 |
| +#define BN0_WF_AGG_TOP_DBRCR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x7c) // 207C |
| +#define BN0_WF_AGG_TOP_DBRCR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x80) // 2080 |
| +#define BN0_WF_AGG_TOP_CTETCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x84) // 2084 |
| +#define BN0_WF_AGG_TOP_WPDR_ADDR (BN0_WF_AGG_TOP_BASE + 0x88) // 2088 |
| +#define BN0_WF_AGG_TOP_PLRPDR_ADDR (BN0_WF_AGG_TOP_BASE + 0x8c) // 208C |
| +#define BN0_WF_AGG_TOP_CECR_ADDR (BN0_WF_AGG_TOP_BASE + 0x90) // 2090 |
| +#define BN0_WF_AGG_TOP_OMRCR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x94) // 2094 |
| +#define BN0_WF_AGG_TOP_OMRCR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x98) // 2098 |
| +#define BN0_WF_AGG_TOP_OMRCR2_ADDR (BN0_WF_AGG_TOP_BASE + 0x9c) // 209C |
| +#define BN0_WF_AGG_TOP_OMRCR3_ADDR (BN0_WF_AGG_TOP_BASE + 0xa0) // 20A0 |
| +#define BN0_WF_AGG_TOP_TMCR_ADDR (BN0_WF_AGG_TOP_BASE + 0xa4) // 20A4 |
| +#define BN0_WF_AGG_TOP_TWTCR_ADDR (BN0_WF_AGG_TOP_BASE + 0xa8) // 20A8 |
| +#define BN0_WF_AGG_TOP_TWTSTACR_ADDR (BN0_WF_AGG_TOP_BASE + 0xac) // 20AC |
| +#define BN0_WF_AGG_TOP_TWTE0TB_ADDR (BN0_WF_AGG_TOP_BASE + 0xb0) // 20B0 |
| +#define BN0_WF_AGG_TOP_TWTE1TB_ADDR (BN0_WF_AGG_TOP_BASE + 0xb4) // 20B4 |
| +#define BN0_WF_AGG_TOP_TWTE2TB_ADDR (BN0_WF_AGG_TOP_BASE + 0xb8) // 20B8 |
| +#define BN0_WF_AGG_TOP_TWTE3TB_ADDR (BN0_WF_AGG_TOP_BASE + 0xbc) // 20BC |
| +#define BN0_WF_AGG_TOP_TWTE4TB_ADDR (BN0_WF_AGG_TOP_BASE + 0xc0) // 20C0 |
| +#define BN0_WF_AGG_TOP_TWTE5TB_ADDR (BN0_WF_AGG_TOP_BASE + 0xc4) // 20C4 |
| +#define BN0_WF_AGG_TOP_TWTE6TB_ADDR (BN0_WF_AGG_TOP_BASE + 0xc8) // 20C8 |
| +#define BN0_WF_AGG_TOP_TWTE7TB_ADDR (BN0_WF_AGG_TOP_BASE + 0xcc) // 20CC |
| +#define BN0_WF_AGG_TOP_TWTE8TB_ADDR (BN0_WF_AGG_TOP_BASE + 0xd0) // 20D0 |
| +#define BN0_WF_AGG_TOP_TWTE9TB_ADDR (BN0_WF_AGG_TOP_BASE + 0xd4) // 20D4 |
| +#define BN0_WF_AGG_TOP_TWTEATB_ADDR (BN0_WF_AGG_TOP_BASE + 0xd8) // 20D8 |
| +#define BN0_WF_AGG_TOP_TWTEBTB_ADDR (BN0_WF_AGG_TOP_BASE + 0xdc) // 20DC |
| +#define BN0_WF_AGG_TOP_TWTECTB_ADDR (BN0_WF_AGG_TOP_BASE + 0xe0) // 20E0 |
| +#define BN0_WF_AGG_TOP_TWTEDTB_ADDR (BN0_WF_AGG_TOP_BASE + 0xe4) // 20E4 |
| +#define BN0_WF_AGG_TOP_TWTEETB_ADDR (BN0_WF_AGG_TOP_BASE + 0xe8) // 20E8 |
| +#define BN0_WF_AGG_TOP_TWTEFTB_ADDR (BN0_WF_AGG_TOP_BASE + 0xec) // 20EC |
| +#define BN0_WF_AGG_TOP_ATCR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x108) // 2108 |
| +#define BN0_WF_AGG_TOP_ATCR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x10c) // 210C |
| +#define BN0_WF_AGG_TOP_TCCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x110) // 2110 |
| +#define BN0_WF_AGG_TOP_TFCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x114) // 2114 |
| +#define BN0_WF_AGG_TOP_MUCR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x118) // 2118 |
| +#define BN0_WF_AGG_TOP_MUCR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x11c) // 211C |
| +#define BN0_WF_AGG_TOP_AALCR2_ADDR (BN0_WF_AGG_TOP_BASE + __DBG_OFFS(AGG_AALCR2)) |
| +#define BN0_WF_AGG_TOP_AALCR3_ADDR (BN0_WF_AGG_TOP_BASE + __DBG_OFFS(AGG_AALCR3)) |
| +#define BN0_WF_AGG_TOP_AALCR4_ADDR (BN0_WF_AGG_TOP_BASE + __DBG_OFFS(AGG_AALCR4)) |
| +#define BN0_WF_AGG_TOP_AALCR5_ADDR (BN0_WF_AGG_TOP_BASE + __DBG_OFFS(AGG_AALCR5)) |
| +#define BN0_WF_AGG_TOP_AALCR6_ADDR (BN0_WF_AGG_TOP_BASE + __DBG_OFFS(AGG_AALCR6)) |
| +#define BN0_WF_AGG_TOP_AALCR7_ADDR (BN0_WF_AGG_TOP_BASE + __DBG_OFFS(AGG_AALCR7)) |
| +#define BN0_WF_AGG_TOP_CSDCR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x150) // 2150 |
| +#define BN0_WF_AGG_TOP_CSDCR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x154) // 2154 |
| +#define BN0_WF_AGG_TOP_CSDCR2_ADDR (BN0_WF_AGG_TOP_BASE + 0x158) // 2158 |
| +#define BN0_WF_AGG_TOP_CSDCR3_ADDR (BN0_WF_AGG_TOP_BASE + 0x15c) // 215C |
| +#define BN0_WF_AGG_TOP_CSDCR4_ADDR (BN0_WF_AGG_TOP_BASE + 0x160) // 2160 |
| +#define BN0_WF_AGG_TOP_DYNSCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x178) // 2178 |
| +#define BN0_WF_AGG_TOP_DYNSSCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x198) // 2198 |
| +#define BN0_WF_AGG_TOP_TCDCNT0_ADDR (BN0_WF_AGG_TOP_BASE + 0x2c8) // 22C8 |
| +#define BN0_WF_AGG_TOP_TCDCNT1_ADDR (BN0_WF_AGG_TOP_BASE + 0x2cc) // 22CC |
| +#define BN0_WF_AGG_TOP_TCSR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x2d0) // 22D0 |
| +#define BN0_WF_AGG_TOP_TCSR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x2d4) // 22D4 |
| +#define BN0_WF_AGG_TOP_TCSR2_ADDR (BN0_WF_AGG_TOP_BASE + 0x2d8) // 22D8 |
| +#define BN0_WF_AGG_TOP_DCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x2e4) // 22E4 |
| +#define BN0_WF_AGG_TOP_SMDCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x2e8) // 22E8 |
| +#define BN0_WF_AGG_TOP_TXCMDSMCR_ADDR (BN0_WF_AGG_TOP_BASE + 0x2ec) // 22EC |
| +#define BN0_WF_AGG_TOP_SMCR0_ADDR (BN0_WF_AGG_TOP_BASE + 0x2f0) // 22F0 |
| +#define BN0_WF_AGG_TOP_SMCR1_ADDR (BN0_WF_AGG_TOP_BASE + 0x2f4) // 22F4 |
| +#define BN0_WF_AGG_TOP_SMCR2_ADDR (BN0_WF_AGG_TOP_BASE + 0x2f8) // 22F8 |
| +#define BN0_WF_AGG_TOP_SMCR3_ADDR (BN0_WF_AGG_TOP_BASE + 0x2fc) // 22FC |
| + |
| +#define BN0_WF_AGG_TOP_AALCR0_AC01_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR0_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR0_AC01_AGG_LIMIT_MASK 0x03FF0000 // AC01_AGG_LIMIT[25..16] |
| +#define BN0_WF_AGG_TOP_AALCR0_AC01_AGG_LIMIT_SHFT 16 |
| +#define BN0_WF_AGG_TOP_AALCR0_AC00_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR0_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR0_AC00_AGG_LIMIT_MASK 0x000003FF // AC00_AGG_LIMIT[9..0] |
| +#define BN0_WF_AGG_TOP_AALCR0_AC00_AGG_LIMIT_SHFT 0 |
| + |
| +#define BN0_WF_AGG_TOP_AALCR1_AC03_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR1_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR1_AC03_AGG_LIMIT_MASK 0x03FF0000 // AC03_AGG_LIMIT[25..16] |
| +#define BN0_WF_AGG_TOP_AALCR1_AC03_AGG_LIMIT_SHFT 16 |
| +#define BN0_WF_AGG_TOP_AALCR1_AC02_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR1_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR1_AC02_AGG_LIMIT_MASK 0x000003FF // AC02_AGG_LIMIT[9..0] |
| +#define BN0_WF_AGG_TOP_AALCR1_AC02_AGG_LIMIT_SHFT 0 |
| + |
| +#define BN0_WF_AGG_TOP_AALCR2_AC11_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR2_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR2_AC11_AGG_LIMIT_MASK 0x03FF0000 // AC11_AGG_LIMIT[25..16] |
| +#define BN0_WF_AGG_TOP_AALCR2_AC11_AGG_LIMIT_SHFT 16 |
| +#define BN0_WF_AGG_TOP_AALCR2_AC10_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR2_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR2_AC10_AGG_LIMIT_MASK 0x000003FF // AC10_AGG_LIMIT[9..0] |
| +#define BN0_WF_AGG_TOP_AALCR2_AC10_AGG_LIMIT_SHFT 0 |
| + |
| +#define BN0_WF_AGG_TOP_AALCR3_AC13_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR3_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR3_AC13_AGG_LIMIT_MASK 0x03FF0000 // AC13_AGG_LIMIT[25..16] |
| +#define BN0_WF_AGG_TOP_AALCR3_AC13_AGG_LIMIT_SHFT 16 |
| +#define BN0_WF_AGG_TOP_AALCR3_AC12_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR3_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR3_AC12_AGG_LIMIT_MASK 0x000003FF // AC12_AGG_LIMIT[9..0] |
| +#define BN0_WF_AGG_TOP_AALCR3_AC12_AGG_LIMIT_SHFT 0 |
| + |
| +#define BN0_WF_AGG_TOP_AALCR4_AC21_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR4_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR4_AC21_AGG_LIMIT_MASK 0x03FF0000 // AC21_AGG_LIMIT[25..16] |
| +#define BN0_WF_AGG_TOP_AALCR4_AC21_AGG_LIMIT_SHFT 16 |
| +#define BN0_WF_AGG_TOP_AALCR4_AC20_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR4_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR4_AC20_AGG_LIMIT_MASK 0x000003FF // AC20_AGG_LIMIT[9..0] |
| +#define BN0_WF_AGG_TOP_AALCR4_AC20_AGG_LIMIT_SHFT 0 |
| + |
| +#define BN0_WF_AGG_TOP_AALCR5_AC23_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR5_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR5_AC23_AGG_LIMIT_MASK 0x03FF0000 // AC23_AGG_LIMIT[25..16] |
| +#define BN0_WF_AGG_TOP_AALCR5_AC23_AGG_LIMIT_SHFT 16 |
| +#define BN0_WF_AGG_TOP_AALCR5_AC22_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR5_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR5_AC22_AGG_LIMIT_MASK 0x000003FF // AC22_AGG_LIMIT[9..0] |
| +#define BN0_WF_AGG_TOP_AALCR5_AC22_AGG_LIMIT_SHFT 0 |
| + |
| +#define BN0_WF_AGG_TOP_AALCR6_AC31_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR6_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR6_AC31_AGG_LIMIT_MASK 0x03FF0000 // AC31_AGG_LIMIT[25..16] |
| +#define BN0_WF_AGG_TOP_AALCR6_AC31_AGG_LIMIT_SHFT 16 |
| +#define BN0_WF_AGG_TOP_AALCR6_AC30_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR6_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR6_AC30_AGG_LIMIT_MASK 0x000003FF // AC30_AGG_LIMIT[9..0] |
| +#define BN0_WF_AGG_TOP_AALCR6_AC30_AGG_LIMIT_SHFT 0 |
| +#define BN0_WF_AGG_TOP_AALCR7_AC33_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR7_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR7_AC33_AGG_LIMIT_MASK 0x03FF0000 // AC33_AGG_LIMIT[25..16] |
| +#define BN0_WF_AGG_TOP_AALCR7_AC33_AGG_LIMIT_SHFT 16 |
| +#define BN0_WF_AGG_TOP_AALCR7_AC32_AGG_LIMIT_ADDR BN0_WF_AGG_TOP_AALCR7_ADDR |
| +#define BN0_WF_AGG_TOP_AALCR7_AC32_AGG_LIMIT_MASK 0x000003FF // AC32_AGG_LIMIT[9..0] |
| +#define BN0_WF_AGG_TOP_AALCR7_AC32_AGG_LIMIT_SHFT 0 |
| + |
| +/* DMA */ |
| +struct queue_desc { |
| + u32 hw_desc_base; |
| + u16 ring_size; |
| + char *const ring_info; |
| +}; |
| + |
| +// HOST DMA |
| +#define WF_WFDMA_HOST_DMA0_BASE 0xd4000 |
| + |
| +#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x200) /* 4200 */ |
| +#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0X204) /* 4204 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x208) /* 4208 */ |
| + |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_ADDR \ |
| + WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK \ |
| + 0x00000008 /* RX_DMA_BUSY[3] */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT 3 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_ADDR \ |
| + WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_MASK \ |
| + 0x00000004 /* RX_DMA_EN[2] */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_SHFT 2 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_ADDR \ |
| + WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK \ |
| + 0x00000002 /* TX_DMA_BUSY[1] */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT 1 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_ADDR \ |
| + WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_MASK \ |
| + 0x00000001 /* TX_DMA_EN[0] */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_SHFT 0 |
| + |
| + |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x300) /* 4300 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x304) /* 4304 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x308) /* 4308 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x30c) /* 430C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x310) /* 4310 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x314) /* 4314 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x318) /* 4318 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x31c) /* 431C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x320) /* 4320 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x324) /* 4324 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x328) /* 4328 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x32c) /* 432C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x330) /* 4330 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x334) /* 4334 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x338) /* 4338 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x33c) /* 433C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x340) /* 4340 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x344) /* 4344 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x348) /* 4348 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x34c) /* 434C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x350) /* 4350 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x354) /* 4354 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x358) /* 4358 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x35c) /* 435C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x360) /* 4360 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x364) /* 4364 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x368) /* 4368 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x36c) /* 436C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x400) /* 4400 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x404) /* 4404 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x408) /* 4408 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x40c) /* 440C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x410) /* 4410 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x414) /* 4414 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x418) /* 4418 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x41c) /* 441C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x420) /* 4420 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x424) /* 4424 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x428) /* 4428 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x42c) /* 442C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x430) /* 4430 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x434) /* 4434 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x438) /* 4438 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x43c) /* 443C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x440) /* 4440 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x444) /* 4444 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x448) /* 4448 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x44c) /* 444C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x450) /* 4450 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x454) /* 4454 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x458) /* 4458 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x45c) /* 445c */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x460) // 4460 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x464) // 4464 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x468) // 4468 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL3_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x46c) // 446C |
| + |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x500) /* 4500 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x504) /* 4504 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x508) /* 4508 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x50c) /* 450C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x510) /* 4510 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x514) /* 4514 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x518) /* 4518 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x51c) /* 451C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x520) /* 4520 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x524) /* 4524 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x528) /* 4528 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x52C) /* 452C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x530) /* 4530 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x534) /* 4534 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x538) /* 4538 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x53C) /* 453C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x540) /* 4540 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x544) /* 4544 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x548) /* 4548 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x54c) /* 454C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x550) /* 4550 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x554) /* 4554 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x558) /* 4558 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x55c) /* 455C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x560) /* 4560 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x564) /* 4564 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x568) /* 4568 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x56c) /* 456C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x570) /* 4570 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x574) /* 4574 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x578) /* 4578 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x57c) /* 457C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x580) /* 4580 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x584) /* 4584 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x588) /* 4588 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x58c) /* 458C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL0_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x590) /* 4590 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x594) /* 4594 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL2_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x598) /* 4598 */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL3_ADDR \ |
| + (WF_WFDMA_HOST_DMA0_BASE + 0x59c) /* 459C */ |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5a0) // 45A0 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5a4) // 45A4 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5a8) // 45A8 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL3_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5ac) // 45AC |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5b0) // 45B0 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5b4) // 45B4 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5b8) // 45B8 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL3_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5bc) // 45BC |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5C0) // 45C0 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5C4) // 45C4 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5C8) // 45C8 |
| +#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL3_ADDR (WF_WFDMA_HOST_DMA0_BASE + 0x5CC) // 45CC |
| + |
| +// HOST PCIE1 DMA |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_BASE 0xd8000 |
| + |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x200) // 8200 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X204) // 8204 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x208) // 8208 |
| + |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_BT_SIZE_SHFT 4 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK 0x00000008 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT 3 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_EN_MASK 0x00000004 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_EN_SHFT 2 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK 0x00000002 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT 1 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_EN_MASK 0x00000001 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_EN_SHFT 0 |
| + |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x450) // 8450 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x454) // 8454 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x458) // 8458 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL3_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x45c) // 845C |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x460) // 8460 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x464) // 8464 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x468) // 8468 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL3_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x46c) // 846C |
| + |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x530) // 8530 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x534) // 8534 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x538) // 8538 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL3_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x53C) // 853C |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x550) // 8550 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x554) // 8554 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x558) // 8558 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL3_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x55c) // 855C |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x560) // 8560 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x564) // 8564 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x568) // 8568 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL3_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x56c) // 856C |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x570) // 8570 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x574) // 8574 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x578) // 8578 |
| +#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL3_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x57c) // 857C |
| +//MCU DMA |
| +//#define WF_WFDMA_MCU_DMA0_BASE 0x02000 |
| +#define WF_WFDMA_MCU_DMA0_BASE 0x54000000 |
| + |
| +#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x200) // 0200 |
| +#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0X204) // 0204 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x208) // 0208 |
| + |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK 0x00000008 // RX_DMA_BUSY[3] |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT 3 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_MASK 0x00000004 // RX_DMA_EN[2] |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_SHFT 2 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK 0x00000002 // TX_DMA_BUSY[1] |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT 1 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_MASK 0x00000001 // TX_DMA_EN[0] |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_SHFT 0 |
| + |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x300) // 0300 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x304) // 0304 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x308) // 0308 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x30c) // 030C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x310) // 0310 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x314) // 0314 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x318) // 0318 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x31c) // 031C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x320) // 0320 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x324) // 0324 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x328) // 0328 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x32c) // 032C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x330) // 0330 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x334) // 0334 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x338) // 0338 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x33c) // 033C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x340) // 0340 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x344) // 0344 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x348) // 0348 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x34c) // 034C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x350) // 0350 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x354) // 0354 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x358) // 0358 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x35c) // 035C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x360) // 0360 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x364) // 0364 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x368) // 0368 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x36c) // 036C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x370) // 0370 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x374) // 0374 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x378) // 0378 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x37c) // 037C |
| + |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x500) // 0500 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x504) // 0504 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x508) // 0508 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x50c) // 050C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x510) // 0510 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x514) // 0514 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x518) // 0518 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x51c) // 051C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x520) // 0520 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x524) // 0524 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x528) // 0528 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x52C) // 052C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x530) // 0530 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x534) // 0534 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x538) // 0538 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x53C) // 053C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x540) // 0540 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x544) // 0544 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x548) // 0548 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x54C) // 054C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x550) // 0550 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x554) // 0554 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x558) // 0558 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x55C) // 055C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x560) // 0560 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x564) // 0564 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x568) // 0568 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x56c) // 056C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x570) // 0570 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x574) // 0574 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x578) // 0578 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x57c) // 057C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x580) // 0580 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x584) // 0584 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x588) // 0588 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x58c) // 058C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x590) // 0590 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x594) // 0594 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x598) // 0598 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x59c) // 059C |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL0_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x5A0) // 05A0 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x5A4) // 05A4 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL2_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x5A8) // 05A8 |
| +#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL3_ADDR (WF_WFDMA_MCU_DMA0_BASE + 0x5Ac) // 05AC |
| + |
| +// MEM DMA |
| +#define WF_WFDMA_MEM_DMA_BASE 0x58000000 |
| + |
| +#define WF_WFDMA_MEM_DMA_HOST_INT_STA_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x200) // 0200 |
| +#define WF_WFDMA_MEM_DMA_HOST_INT_ENA_ADDR (WF_WFDMA_MEM_DMA_BASE + 0X204) // 0204 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x208) // 0208 |
| + |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_RX_DMA_BUSY_ADDR WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK 0x00000008 // RX_DMA_BUSY[3] |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT 3 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_RX_DMA_EN_ADDR WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_RX_DMA_EN_MASK 0x00000004 // RX_DMA_EN[2] |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_RX_DMA_EN_SHFT 2 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_TX_DMA_BUSY_ADDR WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK 0x00000002 // TX_DMA_BUSY[1] |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT 1 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_TX_DMA_EN_ADDR WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_ADDR |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_TX_DMA_EN_MASK 0x00000001 // TX_DMA_EN[0] |
| +#define WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_TX_DMA_EN_SHFT 0 |
| + |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING0_CTRL0_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x300) // 0300 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING0_CTRL1_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x304) // 0304 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING0_CTRL2_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x308) // 0308 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING0_CTRL3_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x30c) // 030C |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING1_CTRL0_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x310) // 0310 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING1_CTRL1_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x314) // 0314 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING1_CTRL2_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x318) // 0318 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING1_CTRL3_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x31c) // 031C |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING2_CTRL0_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x320) // 0320 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING2_CTRL1_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x324) // 0324 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING2_CTRL2_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x328) // 0328 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_TX_RING2_CTRL3_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x32c) // 032C |
| + |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING0_CTRL0_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x500) // 0500 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING0_CTRL1_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x504) // 0504 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING0_CTRL2_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x508) // 0508 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING0_CTRL3_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x50c) // 050C |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING1_CTRL0_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x510) // 0510 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING1_CTRL1_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x514) // 0514 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING1_CTRL2_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x518) // 0518 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING1_CTRL3_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x51c) // 051C |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING2_CTRL0_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x520) // 0520 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING2_CTRL1_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x524) // 0524 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING2_CTRL2_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x528) // 0528 |
| +#define WF_WFDMA_MEM_DMA_WPDMA_RX_RING2_CTRL3_ADDR (WF_WFDMA_MEM_DMA_BASE + 0x52C) // 052C |
| + |
| +/* MIB */ |
| +#define WF_UMIB_TOP_BASE 0x820cd000 |
| +#define BN0_WF_MIB_TOP_BASE 0x820ed000 |
| +#define BN1_WF_MIB_TOP_BASE 0x820fd000 |
| +#define IP1_BN0_WF_MIB_TOP_BASE 0x830ed000 |
| + |
| +#define WF_UMIB_TOP_B0BROCR_ADDR (WF_UMIB_TOP_BASE + 0x484) // D484 |
| +#define WF_UMIB_TOP_B0BRBCR_ADDR (WF_UMIB_TOP_BASE + 0x4D4) // D4D4 |
| +#define WF_UMIB_TOP_B0BRDCR_ADDR (WF_UMIB_TOP_BASE + 0x524) // D524 |
| +#define WF_UMIB_TOP_B1BROCR_ADDR (WF_UMIB_TOP_BASE + 0x5E8) // D5E8 |
| +#define WF_UMIB_TOP_B2BROCR_ADDR (WF_UMIB_TOP_BASE + 0x74C) // D74C |
| + |
| +#define BN0_WF_MIB_TOP_M0SCR0_ADDR (BN0_WF_MIB_TOP_BASE + 0x000) // D000 |
| +#define BN0_WF_MIB_TOP_M0SDR6_ADDR (BN0_WF_MIB_TOP_BASE + 0x020) // D020 |
| +#define BN0_WF_MIB_TOP_M0SDR9_ADDR (BN0_WF_MIB_TOP_BASE + 0x024) // D024 |
| +#define BN0_WF_MIB_TOP_M0SDR18_ADDR (BN0_WF_MIB_TOP_BASE + 0x030) // D030 |
| +#define BN0_WF_MIB_TOP_BTOCR_ADDR (BN0_WF_MIB_TOP_BASE + 0x400) // D400 |
| +#define BN0_WF_MIB_TOP_BTBCR_ADDR (BN0_WF_MIB_TOP_BASE + 0x450) // D450 |
| +#define BN0_WF_MIB_TOP_BTDCR_ADDR (BN0_WF_MIB_TOP_BASE + 0x590) // D590 |
| +#define BN0_WF_MIB_TOP_BTCR_ADDR (BN0_WF_MIB_TOP_BASE + 0x5A0) // D5A0 |
| +#define BN0_WF_MIB_TOP_RVSR0_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_RVSR0)) |
| + |
| +#define BN0_WF_MIB_TOP_TSCR0_ADDR (BN0_WF_MIB_TOP_BASE + 0x6B0) // D6B0 |
| +#define BN0_WF_MIB_TOP_TSCR3_ADDR (BN0_WF_MIB_TOP_BASE + 0x6BC) // D6BC |
| +#define BN0_WF_MIB_TOP_TSCR4_ADDR (BN0_WF_MIB_TOP_BASE + 0x6C0) // D6C0 |
| +#define BN0_WF_MIB_TOP_TSCR5_ADDR (BN0_WF_MIB_TOP_BASE + 0x6C4) // D6C4 |
| +#define BN0_WF_MIB_TOP_TSCR6_ADDR (BN0_WF_MIB_TOP_BASE + 0x6C8) // D6C8 |
| +#define BN0_WF_MIB_TOP_TSCR7_ADDR (BN0_WF_MIB_TOP_BASE + 0x6D0) // D6D0 |
| +#define BN0_WF_MIB_TOP_TSCR8_ADDR (BN0_WF_MIB_TOP_BASE + 0x6CC) // D6CC |
| + |
| +#define BN0_WF_MIB_TOP_TBCR0_ADDR (BN0_WF_MIB_TOP_BASE + 0x6EC) // D6EC |
| +#define BN0_WF_MIB_TOP_TBCR1_ADDR (BN0_WF_MIB_TOP_BASE + 0x6F0) // D6F0 |
| +#define BN0_WF_MIB_TOP_TBCR2_ADDR (BN0_WF_MIB_TOP_BASE + 0x6F4) // D6F4 |
| +#define BN0_WF_MIB_TOP_TBCR3_ADDR (BN0_WF_MIB_TOP_BASE + 0x6F8) // D6F8 |
| +#define BN0_WF_MIB_TOP_TBCR4_ADDR (BN0_WF_MIB_TOP_BASE + 0x6FC) // D6FC |
| + |
| +#define BN0_WF_MIB_TOP_TDRCR0_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TDRCR0)) |
| +#define BN0_WF_MIB_TOP_TDRCR1_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TDRCR1)) |
| +#define BN0_WF_MIB_TOP_TDRCR2_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TDRCR2)) |
| +#define BN0_WF_MIB_TOP_TDRCR3_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TDRCR3)) |
| +#define BN0_WF_MIB_TOP_TDRCR4_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TDRCR4)) |
| + |
| +#define BN0_WF_MIB_TOP_BTSCR0_ADDR (BN0_WF_MIB_TOP_BASE + 0x5E0) // D5E0 |
| +#define BN0_WF_MIB_TOP_BTSCR1_ADDR (BN0_WF_MIB_TOP_BASE + 0x5F0) // D5F0 |
| +#define BN0_WF_MIB_TOP_BTSCR2_ADDR (BN0_WF_MIB_TOP_BASE + 0x600) // D600 |
| +#define BN0_WF_MIB_TOP_BTSCR3_ADDR (BN0_WF_MIB_TOP_BASE + 0x610) // D610 |
| +#define BN0_WF_MIB_TOP_BTSCR4_ADDR (BN0_WF_MIB_TOP_BASE + 0x620) // D620 |
| +#define BN0_WF_MIB_TOP_BTSCR5_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_BTSCR5)) |
| +#define BN0_WF_MIB_TOP_BTSCR6_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_BTSCR6)) |
| + |
| +#define BN0_WF_MIB_TOP_RSCR1_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_RSCR1)) |
| +#define BN0_WF_MIB_TOP_BSCR2_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_BSCR2)) |
| +#define BN0_WF_MIB_TOP_TSCR18_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TSCR18)) |
| + |
| +#define BN0_WF_MIB_TOP_MSR0_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_MSR0)) |
| +#define BN0_WF_MIB_TOP_MSR1_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_MSR1)) |
| +#define BN0_WF_MIB_TOP_MSR2_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_MSR2)) |
| +#define BN0_WF_MIB_TOP_MCTR5_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_MCTR5)) |
| +#define BN0_WF_MIB_TOP_MCTR6_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_MCTR6)) |
| + |
| +#define BN0_WF_MIB_TOP_RSCR26_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_RSCR26)) |
| +#define BN0_WF_MIB_TOP_RSCR27_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_RSCR27)) |
| +#define BN0_WF_MIB_TOP_RSCR28_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_RSCR28)) |
| +#define BN0_WF_MIB_TOP_RSCR31_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_RSCR31)) |
| +#define BN0_WF_MIB_TOP_RSCR33_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_RSCR33)) |
| +#define BN0_WF_MIB_TOP_RSCR35_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_RSCR35)) |
| +#define BN0_WF_MIB_TOP_RSCR36_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_RSCR36)) |
| + |
| +#define BN0_WF_MIB_TOP_TSCR3_AMPDU_MPDU_COUNT_MASK 0xFFFFFFFF // AMPDU_MPDU_COUNT[31..0] |
| +#define BN0_WF_MIB_TOP_TSCR4_AMPDU_ACKED_COUNT_MASK 0xFFFFFFFF // AMPDU_ACKED_COUNT[31..0] |
| +#define BN0_WF_MIB_TOP_M0SDR6_CHANNEL_IDLE_COUNT_MASK 0x0000FFFF // CHANNEL_IDLE_COUNT[15..0] |
| +#define BN0_WF_MIB_TOP_M0SDR9_CCA_NAV_TX_TIME_MASK 0x00FFFFFF // CCA_NAV_TX_TIME[23..0] |
| +#define BN0_WF_MIB_TOP_RSCR26_RX_MDRDY_COUNT_MASK 0xFFFFFFFF // RX_MDRDY_COUNT[31..0] |
| +#define BN0_WF_MIB_TOP_MSR0_CCK_MDRDY_TIME_MASK 0xFFFFFFFF // CCK_MDRDY_TIME[31..0] |
| +#define BN0_WF_MIB_TOP_MSR1_OFDM_LG_MIXED_VHT_MDRDY_TIME_MASK 0xFFFFFFFF // OFDM_LG_MIXED_VHT_MDRDY_TIME[31..0] |
| +#define BN0_WF_MIB_TOP_MSR2_OFDM_GREEN_MDRDY_TIME_MASK 0xFFFFFFFF // OFDM_GREEN_MDRDY_TIME[31..0] |
| +#define BN0_WF_MIB_TOP_MCTR5_P_CCA_TIME_MASK 0xFFFFFFFF // P_CCA_TIME[31..0] |
| +#define BN0_WF_MIB_TOP_MCTR6_S_CCA_TIME_MASK 0xFFFFFFFF // S_CCA_TIME[31..0] |
| +#define BN0_WF_MIB_TOP_M0SDR18_P_ED_TIME_MASK 0x00FFFFFF // P_ED_TIME[23..0] |
| +#define BN0_WF_MIB_TOP_TSCR18_BEACONTXCOUNT_MASK 0xFFFFFFFF // BEACONTXCOUNT[31..0] |
| +#define BN0_WF_MIB_TOP_TBCR0_TX_20MHZ_CNT_MASK 0xFFFFFFFF // TX_20MHZ_CNT[31..0] |
| +#define BN0_WF_MIB_TOP_TBCR1_TX_40MHZ_CNT_MASK 0xFFFFFFFF // TX_40MHZ_CNT[31..0] |
| +#define BN0_WF_MIB_TOP_TBCR2_TX_80MHZ_CNT_MASK 0xFFFFFFFF // TX_80MHZ_CNT[31..0] |
| +#define BN0_WF_MIB_TOP_TBCR3_TX_160MHZ_CNT_MASK 0xFFFFFFFF // TX_160MHZ_CNT[31..0] |
| +#define BN0_WF_MIB_TOP_TBCR4_TX_320MHZ_CNT_MASK 0xFFFFFFFF // TX_320MHZ_CNT[31..0] |
| +#define BN0_WF_MIB_TOP_BSCR2_MUBF_TX_COUNT_MASK 0xFFFFFFFF // MUBF_TX_COUNT[31..0] |
| +#define BN0_WF_MIB_TOP_RVSR0_VEC_MISS_COUNT_MASK 0xFFFFFFFF // VEC_MISS_COUNT[31..0] |
| +#define BN0_WF_MIB_TOP_RSCR35_DELIMITER_FAIL_COUNT_MASK 0xFFFFFFFF // DELIMITER_FAIL_COUNT[31..0] |
| +#define BN0_WF_MIB_TOP_RSCR1_RX_FCS_ERROR_COUNT_MASK 0xFFFFFFFF // RX_FCS_ERROR_COUNT[31..0] |
| +#define BN0_WF_MIB_TOP_RSCR33_RX_FIFO_FULL_COUNT_MASK 0xFFFFFFFF // RX_FIFO_FULL_COUNT[31..0] |
| +#define BN0_WF_MIB_TOP_RSCR36_RX_LEN_MISMATCH_MASK 0xFFFFFFFF // RX_LEN_MISMATCH[31..0] |
| +#define BN0_WF_MIB_TOP_RSCR31_RX_MPDU_COUNT_MASK 0xFFFFFFFF // RX_MPDU_COUNT[31..0] |
| +#define BN0_WF_MIB_TOP_BTSCR5_RTSTXCOUNTn_MASK 0xFFFFFFFF // RTSTXCOUNTn[31..0] |
| +#define BN0_WF_MIB_TOP_BTSCR6_RTSRETRYCOUNTn_MASK 0xFFFFFFFF // RTSRETRYCOUNTn[31..0] |
| +#define BN0_WF_MIB_TOP_BTSCR0_BAMISSCOUNTn_MASK 0xFFFFFFFF // BAMISSCOUNTn[31..0] |
| +#define BN0_WF_MIB_TOP_BTSCR1_ACKFAILCOUNTn_MASK 0xFFFFFFFF // ACKFAILCOUNTn[31..0] |
| +#define BN0_WF_MIB_TOP_BTSCR2_FRAMERETRYCOUNTn_MASK 0xFFFFFFFF // FRAMERETRYCOUNTn[31..0] |
| +#define BN0_WF_MIB_TOP_BTSCR3_FRAMERETRY2COUNTn_MASK 0xFFFFFFFF // FRAMERETRY2COUNTn[31..0] |
| +#define BN0_WF_MIB_TOP_BTSCR4_FRAMERETRY3COUNTn_MASK 0xFFFFFFFF // FRAMERETRY3COUNTn[31..0] |
| +#define BN0_WF_MIB_TOP_TRARC0_ADDR (BN0_WF_MIB_TOP_BASE + 0x0B0) // D0B0 |
| +#define BN0_WF_MIB_TOP_TRARC1_ADDR (BN0_WF_MIB_TOP_BASE + 0x0B4) // D0B4 |
| +#define BN0_WF_MIB_TOP_TRARC2_ADDR (BN0_WF_MIB_TOP_BASE + 0x0B8) // D0B8 |
| +#define BN0_WF_MIB_TOP_TRARC3_ADDR (BN0_WF_MIB_TOP_BASE + 0x0BC) // D0BC |
| +#define BN0_WF_MIB_TOP_TRARC4_ADDR (BN0_WF_MIB_TOP_BASE + 0x0C0) // D0C0 |
| +#define BN0_WF_MIB_TOP_TRARC5_ADDR (BN0_WF_MIB_TOP_BASE + 0x0C4) // D0C4 |
| +#define BN0_WF_MIB_TOP_TRARC6_ADDR (BN0_WF_MIB_TOP_BASE + 0x0C8) // D0C8 |
| +#define BN0_WF_MIB_TOP_TRARC7_ADDR (BN0_WF_MIB_TOP_BASE + 0x0CC) // D0CC |
| + |
| +#define BN0_WF_MIB_TOP_TRDR0_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR0)) |
| +#define BN0_WF_MIB_TOP_TRDR1_ADDR (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_TRDR1)) |
| +#define BN0_WF_MIB_TOP_TRDR2_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR2)) |
| +#define BN0_WF_MIB_TOP_TRDR3_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR3)) |
| +#define BN0_WF_MIB_TOP_TRDR4_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR4)) |
| +#define BN0_WF_MIB_TOP_TRDR5_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR5)) |
| +#define BN0_WF_MIB_TOP_TRDR6_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR6)) |
| +#define BN0_WF_MIB_TOP_TRDR7_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR7)) |
| +#define BN0_WF_MIB_TOP_TRDR8_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR8)) |
| +#define BN0_WF_MIB_TOP_TRDR9_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR9)) |
| +#define BN0_WF_MIB_TOP_TRDR10_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR10)) |
| +#define BN0_WF_MIB_TOP_TRDR11_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR11)) |
| +#define BN0_WF_MIB_TOP_TRDR12_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR12)) |
| +#define BN0_WF_MIB_TOP_TRDR13_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR13)) |
| +#define BN0_WF_MIB_TOP_TRDR14_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR14)) |
| +#define BN0_WF_MIB_TOP_TRDR15_ADDR (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TRDR15)) |
| + |
| +#define BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_1_ADDR BN0_WF_MIB_TOP_TRARC0_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_1_MASK 0x03FF0000 // AGG_RANG_SEL_1[25..16] |
| +#define BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_1_SHFT 16 |
| +#define BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_0_ADDR BN0_WF_MIB_TOP_TRARC0_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_0_MASK 0x000003FF // AGG_RANG_SEL_0[9..0] |
| +#define BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_0_SHFT 0 |
| + |
| +#define BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_3_ADDR BN0_WF_MIB_TOP_TRARC1_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_3_MASK 0x03FF0000 // AGG_RANG_SEL_3[25..16] |
| +#define BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_3_SHFT 16 |
| +#define BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_2_ADDR BN0_WF_MIB_TOP_TRARC1_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_2_MASK 0x000003FF // AGG_RANG_SEL_2[9..0] |
| +#define BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_2_SHFT 0 |
| + |
| +#define BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_5_ADDR BN0_WF_MIB_TOP_TRARC2_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_5_MASK 0x03FF0000 // AGG_RANG_SEL_5[25..16] |
| +#define BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_5_SHFT 16 |
| +#define BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_4_ADDR BN0_WF_MIB_TOP_TRARC2_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_4_MASK 0x000003FF // AGG_RANG_SEL_4[9..0] |
| +#define BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_4_SHFT 0 |
| + |
| +#define BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_7_ADDR BN0_WF_MIB_TOP_TRARC3_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_7_MASK 0x03FF0000 // AGG_RANG_SEL_7[25..16] |
| +#define BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_7_SHFT 16 |
| +#define BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_6_ADDR BN0_WF_MIB_TOP_TRARC3_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_6_MASK 0x000003FF // AGG_RANG_SEL_6[9..0] |
| +#define BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_6_SHFT 0 |
| + |
| +#define BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_9_ADDR BN0_WF_MIB_TOP_TRARC4_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_9_MASK 0x03FF0000 // AGG_RANG_SEL_9[25..16] |
| +#define BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_9_SHFT 16 |
| +#define BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_8_ADDR BN0_WF_MIB_TOP_TRARC4_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_8_MASK 0x000003FF // AGG_RANG_SEL_8[9..0] |
| +#define BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_8_SHFT 0 |
| + |
| +#define BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_11_ADDR BN0_WF_MIB_TOP_TRARC5_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_11_MASK 0x03FF0000 // AGG_RANG_SEL_11[25..16] |
| +#define BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_11_SHFT 16 |
| +#define BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_10_ADDR BN0_WF_MIB_TOP_TRARC5_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_10_MASK 0x000003FF // AGG_RANG_SEL_10[9..0] |
| +#define BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_10_SHFT 0 |
| + |
| +#define BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_13_ADDR BN0_WF_MIB_TOP_TRARC6_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_13_MASK 0x03FF0000 // AGG_RANG_SEL_13[25..16] |
| +#define BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_13_SHFT 16 |
| +#define BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_12_ADDR BN0_WF_MIB_TOP_TRARC6_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_12_MASK 0x000003FF // AGG_RANG_SEL_12[9..0] |
| +#define BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_12_SHFT 0 |
| + |
| +#define BN0_WF_MIB_TOP_TRARC7_AGG_RANG_SEL_14_ADDR BN0_WF_MIB_TOP_TRARC7_ADDR |
| +#define BN0_WF_MIB_TOP_TRARC7_AGG_RANG_SEL_14_MASK 0x000003FF // AGG_RANG_SEL_14[9..0] |
| +#define BN0_WF_MIB_TOP_TRARC7_AGG_RANG_SEL_14_SHFT 0 |
| + |
| +/* RRO TOP */ |
| +#define WF_RRO_TOP_BASE 0xA000 /*0x820C2000 */ |
| +#define WF_RRO_TOP_IND_CMD_0_CTRL0_ADDR (WF_RRO_TOP_BASE + 0x40) // 2040 |
| + // |
| +/* WTBL */ |
| +enum mt7996_wtbl_type { |
| + WTBL_TYPE_LMAC, /* WTBL in LMAC */ |
| + WTBL_TYPE_UMAC, /* WTBL in UMAC */ |
| + WTBL_TYPE_KEY, /* Key Table */ |
| + MAX_NUM_WTBL_TYPE |
| +}; |
| + |
| +struct berse_wtbl_parse { |
| + u8 *name; |
| + u32 mask; |
| + u32 shift; |
| + u8 new_line; |
| +}; |
| + |
| +enum muar_idx { |
| + MUAR_INDEX_OWN_MAC_ADDR_0 = 0, |
| + MUAR_INDEX_OWN_MAC_ADDR_1, |
| + MUAR_INDEX_OWN_MAC_ADDR_2, |
| + MUAR_INDEX_OWN_MAC_ADDR_3, |
| + MUAR_INDEX_OWN_MAC_ADDR_4, |
| + MUAR_INDEX_OWN_MAC_ADDR_BC_MC = 0xE, |
| + MUAR_INDEX_UNMATCHED = 0xF, |
| + MUAR_INDEX_OWN_MAC_ADDR_11 = 0x11, |
| + MUAR_INDEX_OWN_MAC_ADDR_12, |
| + MUAR_INDEX_OWN_MAC_ADDR_13, |
| + MUAR_INDEX_OWN_MAC_ADDR_14, |
| + MUAR_INDEX_OWN_MAC_ADDR_15, |
| + MUAR_INDEX_OWN_MAC_ADDR_16, |
| + MUAR_INDEX_OWN_MAC_ADDR_17, |
| + MUAR_INDEX_OWN_MAC_ADDR_18, |
| + MUAR_INDEX_OWN_MAC_ADDR_19, |
| + MUAR_INDEX_OWN_MAC_ADDR_1A, |
| + MUAR_INDEX_OWN_MAC_ADDR_1B, |
| + MUAR_INDEX_OWN_MAC_ADDR_1C, |
| + MUAR_INDEX_OWN_MAC_ADDR_1D, |
| + MUAR_INDEX_OWN_MAC_ADDR_1E, |
| + MUAR_INDEX_OWN_MAC_ADDR_1F, |
| + MUAR_INDEX_OWN_MAC_ADDR_20, |
| + MUAR_INDEX_OWN_MAC_ADDR_21, |
| + MUAR_INDEX_OWN_MAC_ADDR_22, |
| + MUAR_INDEX_OWN_MAC_ADDR_23, |
| + MUAR_INDEX_OWN_MAC_ADDR_24, |
| + MUAR_INDEX_OWN_MAC_ADDR_25, |
| + MUAR_INDEX_OWN_MAC_ADDR_26, |
| + MUAR_INDEX_OWN_MAC_ADDR_27, |
| + MUAR_INDEX_OWN_MAC_ADDR_28, |
| + MUAR_INDEX_OWN_MAC_ADDR_29, |
| + MUAR_INDEX_OWN_MAC_ADDR_2A, |
| + MUAR_INDEX_OWN_MAC_ADDR_2B, |
| + MUAR_INDEX_OWN_MAC_ADDR_2C, |
| + MUAR_INDEX_OWN_MAC_ADDR_2D, |
| + MUAR_INDEX_OWN_MAC_ADDR_2E, |
| + MUAR_INDEX_OWN_MAC_ADDR_2F |
| +}; |
| + |
| +enum cipher_suit { |
| + IGTK_CIPHER_SUIT_NONE = 0, |
| + IGTK_CIPHER_SUIT_BIP, |
| + IGTK_CIPHER_SUIT_BIP_256 |
| +}; |
| + |
| +#define LWTBL_LEN_IN_DW 36 |
| +#define UWTBL_LEN_IN_DW 16 |
| + |
| +#define MT_DBG_WTBL_BASE 0x820D8000 |
| + |
| +#define MT_DBG_WTBLON_TOP_BASE 0x820d4000 |
| +#define MT_DBG_WTBLON_TOP_WDUCR_ADDR (MT_DBG_WTBLON_TOP_BASE + 0x0370) // 4370 |
| +#define MT_DBG_WTBLON_TOP_WDUCR_GROUP GENMASK(4, 0) |
| + |
| +#define MT_DBG_UWTBL_TOP_BASE 0x820c4000 |
| +#define MT_DBG_UWTBL_TOP_WDUCR_ADDR (MT_DBG_UWTBL_TOP_BASE + 0x0104) // 4104 |
| +#define MT_DBG_UWTBL_TOP_WDUCR_GROUP GENMASK(5, 0) |
| +#define MT_DBG_UWTBL_TOP_WDUCR_TARGET BIT(31) |
| + |
| +#define LWTBL_IDX2BASE_ID GENMASK(14, 8) |
| +#define LWTBL_IDX2BASE_DW GENMASK(7, 2) |
| +#define LWTBL_IDX2BASE(_id, _dw) (MT_DBG_WTBL_BASE | \ |
| + FIELD_PREP(LWTBL_IDX2BASE_ID, _id) | \ |
| + FIELD_PREP(LWTBL_IDX2BASE_DW, _dw)) |
| + |
| +#define UWTBL_IDX2BASE_ID GENMASK(12, 6) |
| +#define UWTBL_IDX2BASE_DW GENMASK(5, 2) |
| +#define UWTBL_IDX2BASE(_id, _dw) (MT_DBG_UWTBL_TOP_BASE | 0x2000 | \ |
| + FIELD_PREP(UWTBL_IDX2BASE_ID, _id) | \ |
| + FIELD_PREP(UWTBL_IDX2BASE_DW, _dw)) |
| + |
| +#define KEYTBL_IDX2BASE_KEY GENMASK(12, 6) |
| +#define KEYTBL_IDX2BASE_DW GENMASK(5, 2) |
| +#define KEYTBL_IDX2BASE(_key, _dw) (MT_DBG_UWTBL_TOP_BASE | 0x2000 | \ |
| + FIELD_PREP(KEYTBL_IDX2BASE_KEY, _key) | \ |
| + FIELD_PREP(KEYTBL_IDX2BASE_DW, _dw)) |
| + |
| +// UMAC WTBL |
| +// DW0 |
| +#define WF_UWTBL_PEER_MLD_ADDRESS_47_32__DW 0 |
| +#define WF_UWTBL_PEER_MLD_ADDRESS_47_32__ADDR 0 |
| +#define WF_UWTBL_PEER_MLD_ADDRESS_47_32__MASK 0x0000ffff // 15- 0 |
| +#define WF_UWTBL_PEER_MLD_ADDRESS_47_32__SHIFT 0 |
| +#define WF_UWTBL_OWN_MLD_ID_DW 0 |
| +#define WF_UWTBL_OWN_MLD_ID_ADDR 0 |
| +#define WF_UWTBL_OWN_MLD_ID_MASK 0x003f0000 // 21-16 |
| +#define WF_UWTBL_OWN_MLD_ID_SHIFT 16 |
| +// DW1 |
| +#define WF_UWTBL_PEER_MLD_ADDRESS_31_0__DW 1 |
| +#define WF_UWTBL_PEER_MLD_ADDRESS_31_0__ADDR 4 |
| +#define WF_UWTBL_PEER_MLD_ADDRESS_31_0__MASK 0xffffffff // 31- 0 |
| +#define WF_UWTBL_PEER_MLD_ADDRESS_31_0__SHIFT 0 |
| +// DW2 |
| +#define WF_UWTBL_PN_31_0__DW 2 |
| +#define WF_UWTBL_PN_31_0__ADDR 8 |
| +#define WF_UWTBL_PN_31_0__MASK 0xffffffff // 31- 0 |
| +#define WF_UWTBL_PN_31_0__SHIFT 0 |
| +// DW3 |
| +#define WF_UWTBL_PN_47_32__DW 3 |
| +#define WF_UWTBL_PN_47_32__ADDR 12 |
| +#define WF_UWTBL_PN_47_32__MASK 0x0000ffff // 15- 0 |
| +#define WF_UWTBL_PN_47_32__SHIFT 0 |
| +#define WF_UWTBL_COM_SN_DW 3 |
| +#define WF_UWTBL_COM_SN_ADDR 12 |
| +#define WF_UWTBL_COM_SN_MASK 0x0fff0000 // 27-16 |
| +#define WF_UWTBL_COM_SN_SHIFT 16 |
| +// DW4 |
| +#define WF_UWTBL_TID0_SN_DW 4 |
| +#define WF_UWTBL_TID0_SN_ADDR 16 |
| +#define WF_UWTBL_TID0_SN_MASK 0x00000fff // 11- 0 |
| +#define WF_UWTBL_TID0_SN_SHIFT 0 |
| +#define WF_UWTBL_RX_BIPN_31_0__DW 4 |
| +#define WF_UWTBL_RX_BIPN_31_0__ADDR 16 |
| +#define WF_UWTBL_RX_BIPN_31_0__MASK 0xffffffff // 31- 0 |
| +#define WF_UWTBL_RX_BIPN_31_0__SHIFT 0 |
| +#define WF_UWTBL_TID1_SN_DW 4 |
| +#define WF_UWTBL_TID1_SN_ADDR 16 |
| +#define WF_UWTBL_TID1_SN_MASK 0x00fff000 // 23-12 |
| +#define WF_UWTBL_TID1_SN_SHIFT 12 |
| +#define WF_UWTBL_TID2_SN_7_0__DW 4 |
| +#define WF_UWTBL_TID2_SN_7_0__ADDR 16 |
| +#define WF_UWTBL_TID2_SN_7_0__MASK 0xff000000 // 31-24 |
| +#define WF_UWTBL_TID2_SN_7_0__SHIFT 24 |
| +// DW5 |
| +#define WF_UWTBL_TID2_SN_11_8__DW 5 |
| +#define WF_UWTBL_TID2_SN_11_8__ADDR 20 |
| +#define WF_UWTBL_TID2_SN_11_8__MASK 0x0000000f // 3- 0 |
| +#define WF_UWTBL_TID2_SN_11_8__SHIFT 0 |
| +#define WF_UWTBL_RX_BIPN_47_32__DW 5 |
| +#define WF_UWTBL_RX_BIPN_47_32__ADDR 20 |
| +#define WF_UWTBL_RX_BIPN_47_32__MASK 0x0000ffff // 15- 0 |
| +#define WF_UWTBL_RX_BIPN_47_32__SHIFT 0 |
| +#define WF_UWTBL_TID3_SN_DW 5 |
| +#define WF_UWTBL_TID3_SN_ADDR 20 |
| +#define WF_UWTBL_TID3_SN_MASK 0x0000fff0 // 15- 4 |
| +#define WF_UWTBL_TID3_SN_SHIFT 4 |
| +#define WF_UWTBL_TID4_SN_DW 5 |
| +#define WF_UWTBL_TID4_SN_ADDR 20 |
| +#define WF_UWTBL_TID4_SN_MASK 0x0fff0000 // 27-16 |
| +#define WF_UWTBL_TID4_SN_SHIFT 16 |
| +#define WF_UWTBL_TID5_SN_3_0__DW 5 |
| +#define WF_UWTBL_TID5_SN_3_0__ADDR 20 |
| +#define WF_UWTBL_TID5_SN_3_0__MASK 0xf0000000 // 31-28 |
| +#define WF_UWTBL_TID5_SN_3_0__SHIFT 28 |
| +// DW6 |
| +#define WF_UWTBL_TID5_SN_11_4__DW 6 |
| +#define WF_UWTBL_TID5_SN_11_4__ADDR 24 |
| +#define WF_UWTBL_TID5_SN_11_4__MASK 0x000000ff // 7- 0 |
| +#define WF_UWTBL_TID5_SN_11_4__SHIFT 0 |
| +#define WF_UWTBL_KEY_LOC2_DW 6 |
| +#define WF_UWTBL_KEY_LOC2_ADDR 24 |
| +#define WF_UWTBL_KEY_LOC2_MASK 0x00001fff // 12- 0 |
| +#define WF_UWTBL_KEY_LOC2_SHIFT 0 |
| +#define WF_UWTBL_TID6_SN_DW 6 |
| +#define WF_UWTBL_TID6_SN_ADDR 24 |
| +#define WF_UWTBL_TID6_SN_MASK 0x000fff00 // 19- 8 |
| +#define WF_UWTBL_TID6_SN_SHIFT 8 |
| +#define WF_UWTBL_TID7_SN_DW 6 |
| +#define WF_UWTBL_TID7_SN_ADDR 24 |
| +#define WF_UWTBL_TID7_SN_MASK 0xfff00000 // 31-20 |
| +#define WF_UWTBL_TID7_SN_SHIFT 20 |
| +// DW7 |
| +#define WF_UWTBL_KEY_LOC0_DW 7 |
| +#define WF_UWTBL_KEY_LOC0_ADDR 28 |
| +#define WF_UWTBL_KEY_LOC0_MASK 0x00001fff // 12- 0 |
| +#define WF_UWTBL_KEY_LOC0_SHIFT 0 |
| +#define WF_UWTBL_KEY_LOC1_DW 7 |
| +#define WF_UWTBL_KEY_LOC1_ADDR 28 |
| +#define WF_UWTBL_KEY_LOC1_MASK 0x1fff0000 // 28-16 |
| +#define WF_UWTBL_KEY_LOC1_SHIFT 16 |
| +// DW8 |
| +#define WF_UWTBL_AMSDU_CFG_DW 8 |
| +#define WF_UWTBL_AMSDU_CFG_ADDR 32 |
| +#define WF_UWTBL_AMSDU_CFG_MASK 0x00000fff // 11- 0 |
| +#define WF_UWTBL_AMSDU_CFG_SHIFT 0 |
| +#define WF_UWTBL_SEC_ADDR_MODE_DW 8 |
| +#define WF_UWTBL_SEC_ADDR_MODE_ADDR 32 |
| +#define WF_UWTBL_SEC_ADDR_MODE_MASK 0x00300000 // 21-20 |
| +#define WF_UWTBL_SEC_ADDR_MODE_SHIFT 20 |
| +#define WF_UWTBL_WMM_Q_DW 8 |
| +#define WF_UWTBL_WMM_Q_ADDR 32 |
| +#define WF_UWTBL_WMM_Q_MASK 0x06000000 // 26-25 |
| +#define WF_UWTBL_WMM_Q_SHIFT 25 |
| +#define WF_UWTBL_QOS_DW 8 |
| +#define WF_UWTBL_QOS_ADDR 32 |
| +#define WF_UWTBL_QOS_MASK 0x08000000 // 27-27 |
| +#define WF_UWTBL_QOS_SHIFT 27 |
| +#define WF_UWTBL_HT_DW 8 |
| +#define WF_UWTBL_HT_ADDR 32 |
| +#define WF_UWTBL_HT_MASK 0x10000000 // 28-28 |
| +#define WF_UWTBL_HT_SHIFT 28 |
| +#define WF_UWTBL_HDRT_MODE_DW 8 |
| +#define WF_UWTBL_HDRT_MODE_ADDR 32 |
| +#define WF_UWTBL_HDRT_MODE_MASK 0x20000000 // 29-29 |
| +#define WF_UWTBL_HDRT_MODE_SHIFT 29 |
| +// DW9 |
| +#define WF_UWTBL_RELATED_IDX0_DW 9 |
| +#define WF_UWTBL_RELATED_IDX0_ADDR 36 |
| +#define WF_UWTBL_RELATED_IDX0_MASK 0x00000fff // 11- 0 |
| +#define WF_UWTBL_RELATED_IDX0_SHIFT 0 |
| +#define WF_UWTBL_RELATED_BAND0_DW 9 |
| +#define WF_UWTBL_RELATED_BAND0_ADDR 36 |
| +#define WF_UWTBL_RELATED_BAND0_MASK 0x00003000 // 13-12 |
| +#define WF_UWTBL_RELATED_BAND0_SHIFT 12 |
| +#define WF_UWTBL_PRIMARY_MLD_BAND_DW 9 |
| +#define WF_UWTBL_PRIMARY_MLD_BAND_ADDR 36 |
| +#define WF_UWTBL_PRIMARY_MLD_BAND_MASK 0x0000c000 // 15-14 |
| +#define WF_UWTBL_PRIMARY_MLD_BAND_SHIFT 14 |
| +#define WF_UWTBL_RELATED_IDX1_DW 9 |
| +#define WF_UWTBL_RELATED_IDX1_ADDR 36 |
| +#define WF_UWTBL_RELATED_IDX1_MASK 0x0fff0000 // 27-16 |
| +#define WF_UWTBL_RELATED_IDX1_SHIFT 16 |
| +#define WF_UWTBL_RELATED_BAND1_DW 9 |
| +#define WF_UWTBL_RELATED_BAND1_ADDR 36 |
| +#define WF_UWTBL_RELATED_BAND1_MASK 0x30000000 // 29-28 |
| +#define WF_UWTBL_RELATED_BAND1_SHIFT 28 |
| +#define WF_UWTBL_SECONDARY_MLD_BAND_DW 9 |
| +#define WF_UWTBL_SECONDARY_MLD_BAND_ADDR 36 |
| +#define WF_UWTBL_SECONDARY_MLD_BAND_MASK 0xc0000000 // 31-30 |
| +#define WF_UWTBL_SECONDARY_MLD_BAND_SHIFT 30 |
| + |
| +/* LMAC WTBL */ |
| +// DW0 |
| +#define WF_LWTBL_PEER_LINK_ADDRESS_47_32__DW 0 |
| +#define WF_LWTBL_PEER_LINK_ADDRESS_47_32__ADDR 0 |
| +#define WF_LWTBL_PEER_LINK_ADDRESS_47_32__MASK \ |
| + 0x0000ffff // 15- 0 |
| +#define WF_LWTBL_PEER_LINK_ADDRESS_47_32__SHIFT 0 |
| +#define WF_LWTBL_MUAR_DW 0 |
| +#define WF_LWTBL_MUAR_ADDR 0 |
| +#define WF_LWTBL_MUAR_MASK \ |
| + 0x003f0000 // 21-16 |
| +#define WF_LWTBL_MUAR_SHIFT 16 |
| +#define WF_LWTBL_RCA1_DW 0 |
| +#define WF_LWTBL_RCA1_ADDR 0 |
| +#define WF_LWTBL_RCA1_MASK \ |
| + 0x00400000 // 22-22 |
| +#define WF_LWTBL_RCA1_SHIFT 22 |
| +#define WF_LWTBL_KID_DW 0 |
| +#define WF_LWTBL_KID_ADDR 0 |
| +#define WF_LWTBL_KID_MASK \ |
| + 0x01800000 // 24-23 |
| +#define WF_LWTBL_KID_SHIFT 23 |
| +#define WF_LWTBL_RCID_DW 0 |
| +#define WF_LWTBL_RCID_ADDR 0 |
| +#define WF_LWTBL_RCID_MASK \ |
| + 0x02000000 // 25-25 |
| +#define WF_LWTBL_RCID_SHIFT 25 |
| +#define WF_LWTBL_BAND_DW 0 |
| +#define WF_LWTBL_BAND_ADDR 0 |
| +#define WF_LWTBL_BAND_MASK \ |
| + 0x0c000000 // 27-26 |
| +#define WF_LWTBL_BAND_SHIFT 26 |
| +#define WF_LWTBL_RV_DW 0 |
| +#define WF_LWTBL_RV_ADDR 0 |
| +#define WF_LWTBL_RV_MASK \ |
| + 0x10000000 // 28-28 |
| +#define WF_LWTBL_RV_SHIFT 28 |
| +#define WF_LWTBL_RCA2_DW 0 |
| +#define WF_LWTBL_RCA2_ADDR 0 |
| +#define WF_LWTBL_RCA2_MASK \ |
| + 0x20000000 // 29-29 |
| +#define WF_LWTBL_RCA2_SHIFT 29 |
| +#define WF_LWTBL_WPI_FLAG_DW 0 |
| +#define WF_LWTBL_WPI_FLAG_ADDR 0 |
| +#define WF_LWTBL_WPI_FLAG_MASK \ |
| + 0x40000000 // 30-30 |
| +#define WF_LWTBL_WPI_FLAG_SHIFT 30 |
| +// DW1 |
| +#define WF_LWTBL_PEER_LINK_ADDRESS_31_0__DW 1 |
| +#define WF_LWTBL_PEER_LINK_ADDRESS_31_0__ADDR 4 |
| +#define WF_LWTBL_PEER_LINK_ADDRESS_31_0__MASK \ |
| + 0xffffffff // 31- 0 |
| +#define WF_LWTBL_PEER_LINK_ADDRESS_31_0__SHIFT 0 |
| +// DW2 |
| +#define WF_LWTBL_AID_DW 2 |
| +#define WF_LWTBL_AID_ADDR 8 |
| +#define WF_LWTBL_AID_MASK \ |
| + 0x00000fff // 11- 0 |
| +#define WF_LWTBL_AID_SHIFT 0 |
| +#define WF_LWTBL_GID_SU_DW 2 |
| +#define WF_LWTBL_GID_SU_ADDR 8 |
| +#define WF_LWTBL_GID_SU_MASK \ |
| + 0x00001000 // 12-12 |
| +#define WF_LWTBL_GID_SU_SHIFT 12 |
| +#define WF_LWTBL_SPP_EN_DW 2 |
| +#define WF_LWTBL_SPP_EN_ADDR 8 |
| +#define WF_LWTBL_SPP_EN_MASK \ |
| + 0x00002000 // 13-13 |
| +#define WF_LWTBL_SPP_EN_SHIFT 13 |
| +#define WF_LWTBL_WPI_EVEN_DW 2 |
| +#define WF_LWTBL_WPI_EVEN_ADDR 8 |
| +#define WF_LWTBL_WPI_EVEN_MASK \ |
| + 0x00004000 // 14-14 |
| +#define WF_LWTBL_WPI_EVEN_SHIFT 14 |
| +#define WF_LWTBL_AAD_OM_DW 2 |
| +#define WF_LWTBL_AAD_OM_ADDR 8 |
| +#define WF_LWTBL_AAD_OM_MASK \ |
| + 0x00008000 // 15-15 |
| +#define WF_LWTBL_AAD_OM_SHIFT 15 |
| +/* kite DW2 field bit 13-14 */ |
| +#define WF_LWTBL_DUAL_PTEC_EN_DW 2 |
| +#define WF_LWTBL_DUAL_PTEC_EN_ADDR 8 |
| +#define WF_LWTBL_DUAL_PTEC_EN_MASK \ |
| + 0x00002000 // 13-13 |
| +#define WF_LWTBL_DUAL_PTEC_EN_SHIFT 13 |
| +#define WF_LWTBL_DUAL_CTS_CAP_DW 2 |
| +#define WF_LWTBL_DUAL_CTS_CAP_ADDR 8 |
| +#define WF_LWTBL_DUAL_CTS_CAP_MASK \ |
| + 0x00004000 // 14-14 |
| +#define WF_LWTBL_DUAL_CTS_CAP_SHIFT 14 |
| +#define WF_LWTBL_CIPHER_SUIT_PGTK_DW 2 |
| +#define WF_LWTBL_CIPHER_SUIT_PGTK_ADDR 8 |
| +#define WF_LWTBL_CIPHER_SUIT_PGTK_MASK \ |
| + 0x001f0000 // 20-16 |
| +#define WF_LWTBL_CIPHER_SUIT_PGTK_SHIFT 16 |
| +#define WF_LWTBL_FD_DW 2 |
| +#define WF_LWTBL_FD_ADDR 8 |
| +#define WF_LWTBL_FD_MASK \ |
| + 0x00200000 // 21-21 |
| +#define WF_LWTBL_FD_SHIFT 21 |
| +#define WF_LWTBL_TD_DW 2 |
| +#define WF_LWTBL_TD_ADDR 8 |
| +#define WF_LWTBL_TD_MASK \ |
| + 0x00400000 // 22-22 |
| +#define WF_LWTBL_TD_SHIFT 22 |
| +#define WF_LWTBL_SW_DW 2 |
| +#define WF_LWTBL_SW_ADDR 8 |
| +#define WF_LWTBL_SW_MASK \ |
| + 0x00800000 // 23-23 |
| +#define WF_LWTBL_SW_SHIFT 23 |
| +#define WF_LWTBL_UL_DW 2 |
| +#define WF_LWTBL_UL_ADDR 8 |
| +#define WF_LWTBL_UL_MASK \ |
| + 0x01000000 // 24-24 |
| +#define WF_LWTBL_UL_SHIFT 24 |
| +#define WF_LWTBL_TX_PS_DW 2 |
| +#define WF_LWTBL_TX_PS_ADDR 8 |
| +#define WF_LWTBL_TX_PS_MASK \ |
| + 0x02000000 // 25-25 |
| +#define WF_LWTBL_TX_PS_SHIFT 25 |
| +#define WF_LWTBL_QOS_DW 2 |
| +#define WF_LWTBL_QOS_ADDR 8 |
| +#define WF_LWTBL_QOS_MASK \ |
| + 0x04000000 // 26-26 |
| +#define WF_LWTBL_QOS_SHIFT 26 |
| +#define WF_LWTBL_HT_DW 2 |
| +#define WF_LWTBL_HT_ADDR 8 |
| +#define WF_LWTBL_HT_MASK \ |
| + 0x08000000 // 27-27 |
| +#define WF_LWTBL_HT_SHIFT 27 |
| +#define WF_LWTBL_VHT_DW 2 |
| +#define WF_LWTBL_VHT_ADDR 8 |
| +#define WF_LWTBL_VHT_MASK \ |
| + 0x10000000 // 28-28 |
| +#define WF_LWTBL_VHT_SHIFT 28 |
| +#define WF_LWTBL_HE_DW 2 |
| +#define WF_LWTBL_HE_ADDR 8 |
| +#define WF_LWTBL_HE_MASK \ |
| + 0x20000000 // 29-29 |
| +#define WF_LWTBL_HE_SHIFT 29 |
| +#define WF_LWTBL_EHT_DW 2 |
| +#define WF_LWTBL_EHT_ADDR 8 |
| +#define WF_LWTBL_EHT_MASK \ |
| + 0x40000000 // 30-30 |
| +#define WF_LWTBL_EHT_SHIFT 30 |
| +#define WF_LWTBL_MESH_DW 2 |
| +#define WF_LWTBL_MESH_ADDR 8 |
| +#define WF_LWTBL_MESH_MASK \ |
| + 0x80000000 // 31-31 |
| +#define WF_LWTBL_MESH_SHIFT 31 |
| +// DW3 |
| +#define WF_LWTBL_WMM_Q_DW 3 |
| +#define WF_LWTBL_WMM_Q_ADDR 12 |
| +#define WF_LWTBL_WMM_Q_MASK \ |
| + 0x00000003 // 1- 0 |
| +#define WF_LWTBL_WMM_Q_SHIFT 0 |
| +#define WF_LWTBL_EHT_SIG_MCS_DW 3 |
| +#define WF_LWTBL_EHT_SIG_MCS_ADDR 12 |
| +#define WF_LWTBL_EHT_SIG_MCS_MASK \ |
| + 0x0000000c // 3- 2 |
| +#define WF_LWTBL_EHT_SIG_MCS_SHIFT 2 |
| +#define WF_LWTBL_HDRT_MODE_DW 3 |
| +#define WF_LWTBL_HDRT_MODE_ADDR 12 |
| +#define WF_LWTBL_HDRT_MODE_MASK \ |
| + 0x00000010 // 4- 4 |
| +#define WF_LWTBL_HDRT_MODE_SHIFT 4 |
| +#define WF_LWTBL_BEAM_CHG_DW 3 |
| +#define WF_LWTBL_BEAM_CHG_ADDR 12 |
| +#define WF_LWTBL_BEAM_CHG_MASK \ |
| + 0x00000020 // 5- 5 |
| +#define WF_LWTBL_BEAM_CHG_SHIFT 5 |
| +#define WF_LWTBL_EHT_LTF_SYM_NUM_OPT_DW 3 |
| +#define WF_LWTBL_EHT_LTF_SYM_NUM_OPT_ADDR 12 |
| +#define WF_LWTBL_EHT_LTF_SYM_NUM_OPT_MASK \ |
| + 0x000000c0 // 7- 6 |
| +#define WF_LWTBL_EHT_LTF_SYM_NUM_OPT_SHIFT 6 |
| +#define WF_LWTBL_PFMU_IDX_DW 3 |
| +#define WF_LWTBL_PFMU_IDX_ADDR 12 |
| +#define WF_LWTBL_PFMU_IDX_MASK \ |
| + 0x0000ff00 // 15- 8 |
| +#define WF_LWTBL_PFMU_IDX_SHIFT 8 |
| +#define WF_LWTBL_ULPF_IDX_DW 3 |
| +#define WF_LWTBL_ULPF_IDX_ADDR 12 |
| +#define WF_LWTBL_ULPF_IDX_MASK \ |
| + 0x00ff0000 // 23-16 |
| +#define WF_LWTBL_ULPF_IDX_SHIFT 16 |
| +#define WF_LWTBL_RIBF_DW 3 |
| +#define WF_LWTBL_RIBF_ADDR 12 |
| +#define WF_LWTBL_RIBF_MASK \ |
| + 0x01000000 // 24-24 |
| +#define WF_LWTBL_RIBF_SHIFT 24 |
| +#define WF_LWTBL_ULPF_DW 3 |
| +#define WF_LWTBL_ULPF_ADDR 12 |
| +#define WF_LWTBL_ULPF_MASK \ |
| + 0x02000000 // 25-25 |
| +#define WF_LWTBL_ULPF_SHIFT 25 |
| +#define WF_LWTBL_BYPASS_TXSMM_DW 3 |
| +#define WF_LWTBL_BYPASS_TXSMM_ADDR 12 |
| +#define WF_LWTBL_BYPASS_TXSMM_MASK \ |
| + 0x04000000 // 26-26 |
| +#define WF_LWTBL_BYPASS_TXSMM_SHIFT 26 |
| +#define WF_LWTBL_TBF_HT_DW 3 |
| +#define WF_LWTBL_TBF_HT_ADDR 12 |
| +#define WF_LWTBL_TBF_HT_MASK \ |
| + 0x08000000 // 27-27 |
| +#define WF_LWTBL_TBF_HT_SHIFT 27 |
| +#define WF_LWTBL_TBF_VHT_DW 3 |
| +#define WF_LWTBL_TBF_VHT_ADDR 12 |
| +#define WF_LWTBL_TBF_VHT_MASK \ |
| + 0x10000000 // 28-28 |
| +#define WF_LWTBL_TBF_VHT_SHIFT 28 |
| +#define WF_LWTBL_TBF_HE_DW 3 |
| +#define WF_LWTBL_TBF_HE_ADDR 12 |
| +#define WF_LWTBL_TBF_HE_MASK \ |
| + 0x20000000 // 29-29 |
| +#define WF_LWTBL_TBF_HE_SHIFT 29 |
| +#define WF_LWTBL_TBF_EHT_DW 3 |
| +#define WF_LWTBL_TBF_EHT_ADDR 12 |
| +#define WF_LWTBL_TBF_EHT_MASK \ |
| + 0x40000000 // 30-30 |
| +#define WF_LWTBL_TBF_EHT_SHIFT 30 |
| +#define WF_LWTBL_IGN_FBK_DW 3 |
| +#define WF_LWTBL_IGN_FBK_ADDR 12 |
| +#define WF_LWTBL_IGN_FBK_MASK \ |
| + 0x80000000 // 31-31 |
| +#define WF_LWTBL_IGN_FBK_SHIFT 31 |
| +// DW4 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE0_DW 4 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE0_ADDR 16 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE0_MASK \ |
| + 0x00000007 // 2- 0 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE0_SHIFT 0 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE1_DW 4 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE1_ADDR 16 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE1_MASK \ |
| + 0x00000038 // 5- 3 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE1_SHIFT 3 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE2_DW 4 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE2_ADDR 16 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE2_MASK \ |
| + 0x000001c0 // 8- 6 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE2_SHIFT 6 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE3_DW 4 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE3_ADDR 16 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE3_MASK \ |
| + 0x00000e00 // 11- 9 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE3_SHIFT 9 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE4_DW 4 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE4_ADDR 16 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE4_MASK \ |
| + 0x00007000 // 14-12 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE4_SHIFT 12 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE5_DW 4 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE5_ADDR 16 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE5_MASK \ |
| + 0x00038000 // 17-15 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE5_SHIFT 15 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE6_DW 4 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE6_ADDR 16 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE6_MASK \ |
| + 0x001c0000 // 20-18 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE6_SHIFT 18 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE7_DW 4 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE7_ADDR 16 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE7_MASK \ |
| + 0x00e00000 // 23-21 |
| +#define WF_LWTBL_NEGOTIATED_WINSIZE7_SHIFT 21 |
| +#define WF_LWTBL_PE_DW 4 |
| +#define WF_LWTBL_PE_ADDR 16 |
| +#define WF_LWTBL_PE_MASK \ |
| + 0x03000000 // 25-24 |
| +#define WF_LWTBL_PE_SHIFT 24 |
| +#define WF_LWTBL_DIS_RHTR_DW 4 |
| +#define WF_LWTBL_DIS_RHTR_ADDR 16 |
| +#define WF_LWTBL_DIS_RHTR_MASK \ |
| + 0x04000000 // 26-26 |
| +#define WF_LWTBL_DIS_RHTR_SHIFT 26 |
| +#define WF_LWTBL_LDPC_HT_DW 4 |
| +#define WF_LWTBL_LDPC_HT_ADDR 16 |
| +#define WF_LWTBL_LDPC_HT_MASK \ |
| + 0x08000000 // 27-27 |
| +#define WF_LWTBL_LDPC_HT_SHIFT 27 |
| +#define WF_LWTBL_LDPC_VHT_DW 4 |
| +#define WF_LWTBL_LDPC_VHT_ADDR 16 |
| +#define WF_LWTBL_LDPC_VHT_MASK \ |
| + 0x10000000 // 28-28 |
| +#define WF_LWTBL_LDPC_VHT_SHIFT 28 |
| +#define WF_LWTBL_LDPC_HE_DW 4 |
| +#define WF_LWTBL_LDPC_HE_ADDR 16 |
| +#define WF_LWTBL_LDPC_HE_MASK \ |
| + 0x20000000 // 29-29 |
| +#define WF_LWTBL_LDPC_HE_SHIFT 29 |
| +#define WF_LWTBL_LDPC_EHT_DW 4 |
| +#define WF_LWTBL_LDPC_EHT_ADDR 16 |
| +#define WF_LWTBL_LDPC_EHT_MASK \ |
| + 0x40000000 // 30-30 |
| +#define WF_LWTBL_LDPC_EHT_SHIFT 30 |
| +#define WF_LWTBL_BA_MODE_DW 4 |
| +#define WF_LWTBL_BA_MODE_ADDR 16 |
| +#define WF_LWTBL_BA_MODE_MASK \ |
| + 0x80000000 // 31-31 |
| +#define WF_LWTBL_BA_MODE_SHIFT 31 |
| +// DW5 |
| +#define WF_LWTBL_AF_DW 5 |
| +#define WF_LWTBL_AF_ADDR 20 |
| +#define WF_LWTBL_AF_MASK \ |
| + 0x00000007 // 2- 0 |
| +#define WF_LWTBL_AF_MASK_7992 \ |
| + 0x0000000f // 3- 0 |
| +#define WF_LWTBL_AF_SHIFT 0 |
| +#define WF_LWTBL_AF_HE_DW 5 |
| +#define WF_LWTBL_AF_HE_ADDR 20 |
| +#define WF_LWTBL_AF_HE_MASK \ |
| + 0x00000018 // 4- 3 |
| +#define WF_LWTBL_AF_HE_SHIFT 3 |
| +#define WF_LWTBL_RTS_DW 5 |
| +#define WF_LWTBL_RTS_ADDR 20 |
| +#define WF_LWTBL_RTS_MASK \ |
| + 0x00000020 // 5- 5 |
| +#define WF_LWTBL_RTS_SHIFT 5 |
| +#define WF_LWTBL_SMPS_DW 5 |
| +#define WF_LWTBL_SMPS_ADDR 20 |
| +#define WF_LWTBL_SMPS_MASK \ |
| + 0x00000040 // 6- 6 |
| +#define WF_LWTBL_SMPS_SHIFT 6 |
| +#define WF_LWTBL_DYN_BW_DW 5 |
| +#define WF_LWTBL_DYN_BW_ADDR 20 |
| +#define WF_LWTBL_DYN_BW_MASK \ |
| + 0x00000080 // 7- 7 |
| +#define WF_LWTBL_DYN_BW_SHIFT 7 |
| +#define WF_LWTBL_MMSS_DW 5 |
| +#define WF_LWTBL_MMSS_ADDR 20 |
| +#define WF_LWTBL_MMSS_MASK \ |
| + 0x00000700 // 10- 8 |
| +#define WF_LWTBL_MMSS_SHIFT 8 |
| +#define WF_LWTBL_USR_DW 5 |
| +#define WF_LWTBL_USR_ADDR 20 |
| +#define WF_LWTBL_USR_MASK \ |
| + 0x00000800 // 11-11 |
| +#define WF_LWTBL_USR_SHIFT 11 |
| +#define WF_LWTBL_SR_R_DW 5 |
| +#define WF_LWTBL_SR_R_ADDR 20 |
| +#define WF_LWTBL_SR_R_MASK \ |
| + 0x00007000 // 14-12 |
| +#define WF_LWTBL_SR_R_SHIFT 12 |
| +#define WF_LWTBL_SR_ABORT_DW 5 |
| +#define WF_LWTBL_SR_ABORT_ADDR 20 |
| +#define WF_LWTBL_SR_ABORT_MASK \ |
| + 0x00008000 // 15-15 |
| +#define WF_LWTBL_SR_ABORT_SHIFT 15 |
| +#define WF_LWTBL_TX_POWER_OFFSET_DW 5 |
| +#define WF_LWTBL_TX_POWER_OFFSET_ADDR 20 |
| +#define WF_LWTBL_TX_POWER_OFFSET_MASK \ |
| + 0x003f0000 // 21-16 |
| +#define WF_LWTBL_TX_POWER_OFFSET_SHIFT 16 |
| +#define WF_LWTBL_LTF_EHT_DW 5 |
| +#define WF_LWTBL_LTF_EHT_ADDR 20 |
| +#define WF_LWTBL_LTF_EHT_MASK \ |
| + 0x00c00000 // 23-22 |
| +#define WF_LWTBL_LTF_EHT_SHIFT 22 |
| +#define WF_LWTBL_GI_EHT_DW 5 |
| +#define WF_LWTBL_GI_EHT_ADDR 20 |
| +#define WF_LWTBL_GI_EHT_MASK \ |
| + 0x03000000 // 25-24 |
| +#define WF_LWTBL_GI_EHT_SHIFT 24 |
| +#define WF_LWTBL_DOPPL_DW 5 |
| +#define WF_LWTBL_DOPPL_ADDR 20 |
| +#define WF_LWTBL_DOPPL_MASK \ |
| + 0x04000000 // 26-26 |
| +#define WF_LWTBL_DOPPL_SHIFT 26 |
| +#define WF_LWTBL_TXOP_PS_CAP_DW 5 |
| +#define WF_LWTBL_TXOP_PS_CAP_ADDR 20 |
| +#define WF_LWTBL_TXOP_PS_CAP_MASK \ |
| + 0x08000000 // 27-27 |
| +#define WF_LWTBL_TXOP_PS_CAP_SHIFT 27 |
| +#define WF_LWTBL_DU_I_PSM_DW 5 |
| +#define WF_LWTBL_DU_I_PSM_ADDR 20 |
| +#define WF_LWTBL_DU_I_PSM_MASK \ |
| + 0x10000000 // 28-28 |
| +#define WF_LWTBL_DU_I_PSM_SHIFT 28 |
| +#define WF_LWTBL_I_PSM_DW 5 |
| +#define WF_LWTBL_I_PSM_ADDR 20 |
| +#define WF_LWTBL_I_PSM_MASK \ |
| + 0x20000000 // 29-29 |
| +#define WF_LWTBL_I_PSM_SHIFT 29 |
| +#define WF_LWTBL_PSM_DW 5 |
| +#define WF_LWTBL_PSM_ADDR 20 |
| +#define WF_LWTBL_PSM_MASK \ |
| + 0x40000000 // 30-30 |
| +#define WF_LWTBL_PSM_SHIFT 30 |
| +#define WF_LWTBL_SKIP_TX_DW 5 |
| +#define WF_LWTBL_SKIP_TX_ADDR 20 |
| +#define WF_LWTBL_SKIP_TX_MASK \ |
| + 0x80000000 // 31-31 |
| +#define WF_LWTBL_SKIP_TX_SHIFT 31 |
| +// DW6 |
| +#define WF_LWTBL_CBRN_DW 6 |
| +#define WF_LWTBL_CBRN_ADDR 24 |
| +#define WF_LWTBL_CBRN_MASK \ |
| + 0x00000007 // 2- 0 |
| +#define WF_LWTBL_CBRN_SHIFT 0 |
| +#define WF_LWTBL_DBNSS_EN_DW 6 |
| +#define WF_LWTBL_DBNSS_EN_ADDR 24 |
| +#define WF_LWTBL_DBNSS_EN_MASK \ |
| + 0x00000008 // 3- 3 |
| +#define WF_LWTBL_DBNSS_EN_SHIFT 3 |
| +#define WF_LWTBL_BAF_EN_DW 6 |
| +#define WF_LWTBL_BAF_EN_ADDR 24 |
| +#define WF_LWTBL_BAF_EN_MASK \ |
| + 0x00000010 // 4- 4 |
| +#define WF_LWTBL_BAF_EN_SHIFT 4 |
| +#define WF_LWTBL_RDGBA_DW 6 |
| +#define WF_LWTBL_RDGBA_ADDR 24 |
| +#define WF_LWTBL_RDGBA_MASK \ |
| + 0x00000020 // 5- 5 |
| +#define WF_LWTBL_RDGBA_SHIFT 5 |
| +#define WF_LWTBL_R_DW 6 |
| +#define WF_LWTBL_R_ADDR 24 |
| +#define WF_LWTBL_R_MASK \ |
| + 0x00000040 // 6- 6 |
| +#define WF_LWTBL_R_SHIFT 6 |
| +#define WF_LWTBL_SPE_IDX_DW 6 |
| +#define WF_LWTBL_SPE_IDX_ADDR 24 |
| +#define WF_LWTBL_SPE_IDX_MASK \ |
| + 0x00000f80 // 11- 7 |
| +#define WF_LWTBL_SPE_IDX_SHIFT 7 |
| +#define WF_LWTBL_G2_DW 6 |
| +#define WF_LWTBL_G2_ADDR 24 |
| +#define WF_LWTBL_G2_MASK \ |
| + 0x00001000 // 12-12 |
| +#define WF_LWTBL_G2_SHIFT 12 |
| +#define WF_LWTBL_G4_DW 6 |
| +#define WF_LWTBL_G4_ADDR 24 |
| +#define WF_LWTBL_G4_MASK \ |
| + 0x00002000 // 13-13 |
| +#define WF_LWTBL_G4_SHIFT 13 |
| +#define WF_LWTBL_G8_DW 6 |
| +#define WF_LWTBL_G8_ADDR 24 |
| +#define WF_LWTBL_G8_MASK \ |
| + 0x00004000 // 14-14 |
| +#define WF_LWTBL_G8_SHIFT 14 |
| +#define WF_LWTBL_G16_DW 6 |
| +#define WF_LWTBL_G16_ADDR 24 |
| +#define WF_LWTBL_G16_MASK \ |
| + 0x00008000 // 15-15 |
| +#define WF_LWTBL_G16_SHIFT 15 |
| +#define WF_LWTBL_G2_LTF_DW 6 |
| +#define WF_LWTBL_G2_LTF_ADDR 24 |
| +#define WF_LWTBL_G2_LTF_MASK \ |
| + 0x00030000 // 17-16 |
| +#define WF_LWTBL_G2_LTF_SHIFT 16 |
| +#define WF_LWTBL_G4_LTF_DW 6 |
| +#define WF_LWTBL_G4_LTF_ADDR 24 |
| +#define WF_LWTBL_G4_LTF_MASK \ |
| + 0x000c0000 // 19-18 |
| +#define WF_LWTBL_G4_LTF_SHIFT 18 |
| +#define WF_LWTBL_G8_LTF_DW 6 |
| +#define WF_LWTBL_G8_LTF_ADDR 24 |
| +#define WF_LWTBL_G8_LTF_MASK \ |
| + 0x00300000 // 21-20 |
| +#define WF_LWTBL_G8_LTF_SHIFT 20 |
| +#define WF_LWTBL_G16_LTF_DW 6 |
| +#define WF_LWTBL_G16_LTF_ADDR 24 |
| +#define WF_LWTBL_G16_LTF_MASK \ |
| + 0x00c00000 // 23-22 |
| +#define WF_LWTBL_G16_LTF_SHIFT 22 |
| +#define WF_LWTBL_G2_HE_DW 6 |
| +#define WF_LWTBL_G2_HE_ADDR 24 |
| +#define WF_LWTBL_G2_HE_MASK \ |
| + 0x03000000 // 25-24 |
| +#define WF_LWTBL_G2_HE_SHIFT 24 |
| +#define WF_LWTBL_G4_HE_DW 6 |
| +#define WF_LWTBL_G4_HE_ADDR 24 |
| +#define WF_LWTBL_G4_HE_MASK \ |
| + 0x0c000000 // 27-26 |
| +#define WF_LWTBL_G4_HE_SHIFT 26 |
| +#define WF_LWTBL_G8_HE_DW 6 |
| +#define WF_LWTBL_G8_HE_ADDR 24 |
| +#define WF_LWTBL_G8_HE_MASK \ |
| + 0x30000000 // 29-28 |
| +#define WF_LWTBL_G8_HE_SHIFT 28 |
| +#define WF_LWTBL_G16_HE_DW 6 |
| +#define WF_LWTBL_G16_HE_ADDR 24 |
| +#define WF_LWTBL_G16_HE_MASK \ |
| + 0xc0000000 // 31-30 |
| +#define WF_LWTBL_G16_HE_SHIFT 30 |
| +// DW7 |
| +#define WF_LWTBL_BA_WIN_SIZE0_DW 7 |
| +#define WF_LWTBL_BA_WIN_SIZE0_ADDR 28 |
| +#define WF_LWTBL_BA_WIN_SIZE0_MASK \ |
| + 0x0000000f // 3- 0 |
| +#define WF_LWTBL_BA_WIN_SIZE0_SHIFT 0 |
| +#define WF_LWTBL_BA_WIN_SIZE1_DW 7 |
| +#define WF_LWTBL_BA_WIN_SIZE1_ADDR 28 |
| +#define WF_LWTBL_BA_WIN_SIZE1_MASK \ |
| + 0x000000f0 // 7- 4 |
| +#define WF_LWTBL_BA_WIN_SIZE1_SHIFT 4 |
| +#define WF_LWTBL_BA_WIN_SIZE2_DW 7 |
| +#define WF_LWTBL_BA_WIN_SIZE2_ADDR 28 |
| +#define WF_LWTBL_BA_WIN_SIZE2_MASK \ |
| + 0x00000f00 // 11- 8 |
| +#define WF_LWTBL_BA_WIN_SIZE2_SHIFT 8 |
| +#define WF_LWTBL_BA_WIN_SIZE3_DW 7 |
| +#define WF_LWTBL_BA_WIN_SIZE3_ADDR 28 |
| +#define WF_LWTBL_BA_WIN_SIZE3_MASK \ |
| + 0x0000f000 // 15-12 |
| +#define WF_LWTBL_BA_WIN_SIZE3_SHIFT 12 |
| +#define WF_LWTBL_BA_WIN_SIZE4_DW 7 |
| +#define WF_LWTBL_BA_WIN_SIZE4_ADDR 28 |
| +#define WF_LWTBL_BA_WIN_SIZE4_MASK \ |
| + 0x000f0000 // 19-16 |
| +#define WF_LWTBL_BA_WIN_SIZE4_SHIFT 16 |
| +#define WF_LWTBL_BA_WIN_SIZE5_DW 7 |
| +#define WF_LWTBL_BA_WIN_SIZE5_ADDR 28 |
| +#define WF_LWTBL_BA_WIN_SIZE5_MASK \ |
| + 0x00f00000 // 23-20 |
| +#define WF_LWTBL_BA_WIN_SIZE5_SHIFT 20 |
| +#define WF_LWTBL_BA_WIN_SIZE6_DW 7 |
| +#define WF_LWTBL_BA_WIN_SIZE6_ADDR 28 |
| +#define WF_LWTBL_BA_WIN_SIZE6_MASK \ |
| + 0x0f000000 // 27-24 |
| +#define WF_LWTBL_BA_WIN_SIZE6_SHIFT 24 |
| +#define WF_LWTBL_BA_WIN_SIZE7_DW 7 |
| +#define WF_LWTBL_BA_WIN_SIZE7_ADDR 28 |
| +#define WF_LWTBL_BA_WIN_SIZE7_MASK \ |
| + 0xf0000000 // 31-28 |
| +#define WF_LWTBL_BA_WIN_SIZE7_SHIFT 28 |
| +// DW8 |
| +#define WF_LWTBL_AC0_RTS_FAIL_CNT_DW 8 |
| +#define WF_LWTBL_AC0_RTS_FAIL_CNT_ADDR 32 |
| +#define WF_LWTBL_AC0_RTS_FAIL_CNT_MASK \ |
| + 0x0000001f // 4- 0 |
| +#define WF_LWTBL_AC0_RTS_FAIL_CNT_SHIFT 0 |
| +#define WF_LWTBL_AC1_RTS_FAIL_CNT_DW 8 |
| +#define WF_LWTBL_AC1_RTS_FAIL_CNT_ADDR 32 |
| +#define WF_LWTBL_AC1_RTS_FAIL_CNT_MASK \ |
| + 0x000003e0 // 9- 5 |
| +#define WF_LWTBL_AC1_RTS_FAIL_CNT_SHIFT 5 |
| +#define WF_LWTBL_AC2_RTS_FAIL_CNT_DW 8 |
| +#define WF_LWTBL_AC2_RTS_FAIL_CNT_ADDR 32 |
| +#define WF_LWTBL_AC2_RTS_FAIL_CNT_MASK \ |
| + 0x00007c00 // 14-10 |
| +#define WF_LWTBL_AC2_RTS_FAIL_CNT_SHIFT 10 |
| +#define WF_LWTBL_AC3_RTS_FAIL_CNT_DW 8 |
| +#define WF_LWTBL_AC3_RTS_FAIL_CNT_ADDR 32 |
| +#define WF_LWTBL_AC3_RTS_FAIL_CNT_MASK \ |
| + 0x000f8000 // 19-15 |
| +#define WF_LWTBL_AC3_RTS_FAIL_CNT_SHIFT 15 |
| +#define WF_LWTBL_PARTIAL_AID_DW 8 |
| +#define WF_LWTBL_PARTIAL_AID_ADDR 32 |
| +#define WF_LWTBL_PARTIAL_AID_MASK \ |
| + 0x1ff00000 // 28-20 |
| +#define WF_LWTBL_PARTIAL_AID_SHIFT 20 |
| +#define WF_LWTBL_CHK_PER_DW 8 |
| +#define WF_LWTBL_CHK_PER_ADDR 32 |
| +#define WF_LWTBL_CHK_PER_MASK \ |
| + 0x80000000 // 31-31 |
| +#define WF_LWTBL_CHK_PER_SHIFT 31 |
| +// DW9 |
| +#define WF_LWTBL_RX_AVG_MPDU_SIZE_DW 9 |
| +#define WF_LWTBL_RX_AVG_MPDU_SIZE_ADDR 36 |
| +#define WF_LWTBL_RX_AVG_MPDU_SIZE_MASK \ |
| + 0x00003fff // 13- 0 |
| +#define WF_LWTBL_RX_AVG_MPDU_SIZE_SHIFT 0 |
| +#define WF_LWTBL_PRITX_SW_MODE_DW 9 |
| +#define WF_LWTBL_PRITX_SW_MODE_ADDR 36 |
| +#define WF_LWTBL_PRITX_SW_MODE_MASK \ |
| + 0x00008000 // 15-15 |
| +#define WF_LWTBL_PRITX_SW_MODE_SHIFT 15 |
| +#define WF_LWTBL_PRITX_SW_MODE_MASK_7992 \ |
| + 0x00004000 // 14-14 |
| +#define WF_LWTBL_PRITX_SW_MODE_SHIFT_7992 14 |
| +#define WF_LWTBL_PRITX_ERSU_DW 9 |
| +#define WF_LWTBL_PRITX_ERSU_ADDR 36 |
| +#define WF_LWTBL_PRITX_ERSU_MASK \ |
| + 0x00010000 // 16-16 |
| +#define WF_LWTBL_PRITX_ERSU_SHIFT 16 |
| +#define WF_LWTBL_PRITX_ERSU_MASK_7992 \ |
| + 0x00008000 // 15-15 |
| +#define WF_LWTBL_PRITX_ERSU_SHIFT_7992 15 |
| +#define WF_LWTBL_PRITX_PLR_DW 9 |
| +#define WF_LWTBL_PRITX_PLR_ADDR 36 |
| +#define WF_LWTBL_PRITX_PLR_MASK \ |
| + 0x00020000 // 17-17 |
| +#define WF_LWTBL_PRITX_PLR_SHIFT 17 |
| +#define WF_LWTBL_PRITX_PLR_MASK_7992 \ |
| + 0x00030000 // 17-16 |
| +#define WF_LWTBL_PRITX_PLR_SHIFT_7992 16 |
| +#define WF_LWTBL_PRITX_DCM_DW 9 |
| +#define WF_LWTBL_PRITX_DCM_ADDR 36 |
| +#define WF_LWTBL_PRITX_DCM_MASK \ |
| + 0x00040000 // 18-18 |
| +#define WF_LWTBL_PRITX_DCM_SHIFT 18 |
| +#define WF_LWTBL_PRITX_ER106T_DW 9 |
| +#define WF_LWTBL_PRITX_ER106T_ADDR 36 |
| +#define WF_LWTBL_PRITX_ER106T_MASK \ |
| + 0x00080000 // 19-19 |
| +#define WF_LWTBL_PRITX_ER106T_SHIFT 19 |
| +#define WF_LWTBL_FCAP_DW 9 |
| +#define WF_LWTBL_FCAP_ADDR 36 |
| +#define WF_LWTBL_FCAP_MASK \ |
| + 0x00700000 // 22-20 |
| +#define WF_LWTBL_FCAP_SHIFT 20 |
| +#define WF_LWTBL_MPDU_FAIL_CNT_DW 9 |
| +#define WF_LWTBL_MPDU_FAIL_CNT_ADDR 36 |
| +#define WF_LWTBL_MPDU_FAIL_CNT_MASK \ |
| + 0x03800000 // 25-23 |
| +#define WF_LWTBL_MPDU_FAIL_CNT_SHIFT 23 |
| +#define WF_LWTBL_MPDU_OK_CNT_DW 9 |
| +#define WF_LWTBL_MPDU_OK_CNT_ADDR 36 |
| +#define WF_LWTBL_MPDU_OK_CNT_MASK \ |
| + 0x1c000000 // 28-26 |
| +#define WF_LWTBL_MPDU_OK_CNT_SHIFT 26 |
| +#define WF_LWTBL_RATE_IDX_DW 9 |
| +#define WF_LWTBL_RATE_IDX_ADDR 36 |
| +#define WF_LWTBL_RATE_IDX_MASK \ |
| + 0xe0000000 // 31-29 |
| +#define WF_LWTBL_RATE_IDX_SHIFT 29 |
| +// DW10 |
| +#define WF_LWTBL_RATE1_DW 10 |
| +#define WF_LWTBL_RATE1_ADDR 40 |
| +#define WF_LWTBL_RATE1_MASK \ |
| + 0x00007fff // 14- 0 |
| +#define WF_LWTBL_RATE1_SHIFT 0 |
| +#define WF_LWTBL_RATE2_DW 10 |
| +#define WF_LWTBL_RATE2_ADDR 40 |
| +#define WF_LWTBL_RATE2_MASK \ |
| + 0x7fff0000 // 30-16 |
| +#define WF_LWTBL_RATE2_SHIFT 16 |
| +// DW11 |
| +#define WF_LWTBL_RATE3_DW 11 |
| +#define WF_LWTBL_RATE3_ADDR 44 |
| +#define WF_LWTBL_RATE3_MASK \ |
| + 0x00007fff // 14- 0 |
| +#define WF_LWTBL_RATE3_SHIFT 0 |
| +#define WF_LWTBL_RATE4_DW 11 |
| +#define WF_LWTBL_RATE4_ADDR 44 |
| +#define WF_LWTBL_RATE4_MASK \ |
| + 0x7fff0000 // 30-16 |
| +#define WF_LWTBL_RATE4_SHIFT 16 |
| +// DW12 |
| +#define WF_LWTBL_RATE5_DW 12 |
| +#define WF_LWTBL_RATE5_ADDR 48 |
| +#define WF_LWTBL_RATE5_MASK \ |
| + 0x00007fff // 14- 0 |
| +#define WF_LWTBL_RATE5_SHIFT 0 |
| +#define WF_LWTBL_RATE6_DW 12 |
| +#define WF_LWTBL_RATE6_ADDR 48 |
| +#define WF_LWTBL_RATE6_MASK \ |
| + 0x7fff0000 // 30-16 |
| +#define WF_LWTBL_RATE6_SHIFT 16 |
| +// DW13 |
| +#define WF_LWTBL_RATE7_DW 13 |
| +#define WF_LWTBL_RATE7_ADDR 52 |
| +#define WF_LWTBL_RATE7_MASK \ |
| + 0x00007fff // 14- 0 |
| +#define WF_LWTBL_RATE7_SHIFT 0 |
| +#define WF_LWTBL_RATE8_DW 13 |
| +#define WF_LWTBL_RATE8_ADDR 52 |
| +#define WF_LWTBL_RATE8_MASK \ |
| + 0x7fff0000 // 30-16 |
| +#define WF_LWTBL_RATE8_SHIFT 16 |
| +// DW14 |
| +#define WF_LWTBL_RATE1_TX_CNT_DW 14 |
| +#define WF_LWTBL_RATE1_TX_CNT_ADDR 56 |
| +#define WF_LWTBL_RATE1_TX_CNT_MASK \ |
| + 0x0000ffff // 15- 0 |
| +#define WF_LWTBL_RATE1_TX_CNT_SHIFT 0 |
| +#define WF_LWTBL_CIPHER_SUIT_IGTK_DW 14 |
| +#define WF_LWTBL_CIPHER_SUIT_IGTK_ADDR 56 |
| +#define WF_LWTBL_CIPHER_SUIT_IGTK_MASK \ |
| + 0x00003000 // 13-12 |
| +#define WF_LWTBL_CIPHER_SUIT_IGTK_SHIFT 12 |
| +#define WF_LWTBL_CIPHER_SUIT_BIGTK_DW 14 |
| +#define WF_LWTBL_CIPHER_SUIT_BIGTK_ADDR 56 |
| +#define WF_LWTBL_CIPHER_SUIT_BIGTK_MASK \ |
| + 0x0000c000 // 15-14 |
| +#define WF_LWTBL_CIPHER_SUIT_BIGTK_SHIFT 14 |
| +#define WF_LWTBL_RATE1_FAIL_CNT_DW 14 |
| +#define WF_LWTBL_RATE1_FAIL_CNT_ADDR 56 |
| +#define WF_LWTBL_RATE1_FAIL_CNT_MASK \ |
| + 0xffff0000 // 31-16 |
| +#define WF_LWTBL_RATE1_FAIL_CNT_SHIFT 16 |
| +// DW15 |
| +#define WF_LWTBL_RATE2_OK_CNT_DW 15 |
| +#define WF_LWTBL_RATE2_OK_CNT_ADDR 60 |
| +#define WF_LWTBL_RATE2_OK_CNT_MASK \ |
| + 0x0000ffff // 15- 0 |
| +#define WF_LWTBL_RATE2_OK_CNT_SHIFT 0 |
| +#define WF_LWTBL_RATE3_OK_CNT_DW 15 |
| +#define WF_LWTBL_RATE3_OK_CNT_ADDR 60 |
| +#define WF_LWTBL_RATE3_OK_CNT_MASK \ |
| + 0xffff0000 // 31-16 |
| +#define WF_LWTBL_RATE3_OK_CNT_SHIFT 16 |
| +// DW16 |
| +#define WF_LWTBL_CURRENT_BW_TX_CNT_DW 16 |
| +#define WF_LWTBL_CURRENT_BW_TX_CNT_ADDR 64 |
| +#define WF_LWTBL_CURRENT_BW_TX_CNT_MASK \ |
| + 0x0000ffff // 15- 0 |
| +#define WF_LWTBL_CURRENT_BW_TX_CNT_SHIFT 0 |
| +#define WF_LWTBL_CURRENT_BW_FAIL_CNT_DW 16 |
| +#define WF_LWTBL_CURRENT_BW_FAIL_CNT_ADDR 64 |
| +#define WF_LWTBL_CURRENT_BW_FAIL_CNT_MASK \ |
| + 0xffff0000 // 31-16 |
| +#define WF_LWTBL_CURRENT_BW_FAIL_CNT_SHIFT 16 |
| +// DW17 |
| +#define WF_LWTBL_OTHER_BW_TX_CNT_DW 17 |
| +#define WF_LWTBL_OTHER_BW_TX_CNT_ADDR 68 |
| +#define WF_LWTBL_OTHER_BW_TX_CNT_MASK \ |
| + 0x0000ffff // 15- 0 |
| +#define WF_LWTBL_OTHER_BW_TX_CNT_SHIFT 0 |
| +#define WF_LWTBL_OTHER_BW_FAIL_CNT_DW 17 |
| +#define WF_LWTBL_OTHER_BW_FAIL_CNT_ADDR 68 |
| +#define WF_LWTBL_OTHER_BW_FAIL_CNT_MASK \ |
| + 0xffff0000 // 31-16 |
| +#define WF_LWTBL_OTHER_BW_FAIL_CNT_SHIFT 16 |
| +// DW18 |
| +#define WF_LWTBL_RTS_OK_CNT_DW 18 |
| +#define WF_LWTBL_RTS_OK_CNT_ADDR 72 |
| +#define WF_LWTBL_RTS_OK_CNT_MASK \ |
| + 0x0000ffff // 15- 0 |
| +#define WF_LWTBL_RTS_OK_CNT_SHIFT 0 |
| +#define WF_LWTBL_RTS_FAIL_CNT_DW 18 |
| +#define WF_LWTBL_RTS_FAIL_CNT_ADDR 72 |
| +#define WF_LWTBL_RTS_FAIL_CNT_MASK \ |
| + 0xffff0000 // 31-16 |
| +#define WF_LWTBL_RTS_FAIL_CNT_SHIFT 16 |
| +// DW19 |
| +#define WF_LWTBL_DATA_RETRY_CNT_DW 19 |
| +#define WF_LWTBL_DATA_RETRY_CNT_ADDR 76 |
| +#define WF_LWTBL_DATA_RETRY_CNT_MASK \ |
| + 0x0000ffff // 15- 0 |
| +#define WF_LWTBL_DATA_RETRY_CNT_SHIFT 0 |
| +#define WF_LWTBL_MGNT_RETRY_CNT_DW 19 |
| +#define WF_LWTBL_MGNT_RETRY_CNT_ADDR 76 |
| +#define WF_LWTBL_MGNT_RETRY_CNT_MASK \ |
| + 0xffff0000 // 31-16 |
| +#define WF_LWTBL_MGNT_RETRY_CNT_SHIFT 16 |
| +// DW20 |
| +#define WF_LWTBL_AC0_CTT_CDT_CRB_DW 20 |
| +#define WF_LWTBL_AC0_CTT_CDT_CRB_ADDR 80 |
| +#define WF_LWTBL_AC0_CTT_CDT_CRB_MASK \ |
| + 0xffffffff // 31- 0 |
| +#define WF_LWTBL_AC0_CTT_CDT_CRB_SHIFT 0 |
| +// DW21 |
| +// DO NOT process repeat field(adm[0]) |
| +// DW22 |
| +#define WF_LWTBL_AC1_CTT_CDT_CRB_DW 22 |
| +#define WF_LWTBL_AC1_CTT_CDT_CRB_ADDR 88 |
| +#define WF_LWTBL_AC1_CTT_CDT_CRB_MASK \ |
| + 0xffffffff // 31- 0 |
| +#define WF_LWTBL_AC1_CTT_CDT_CRB_SHIFT 0 |
| +// DW23 |
| +// DO NOT process repeat field(adm[1]) |
| +// DW24 |
| +#define WF_LWTBL_AC2_CTT_CDT_CRB_DW 24 |
| +#define WF_LWTBL_AC2_CTT_CDT_CRB_ADDR 96 |
| +#define WF_LWTBL_AC2_CTT_CDT_CRB_MASK \ |
| + 0xffffffff // 31- 0 |
| +#define WF_LWTBL_AC2_CTT_CDT_CRB_SHIFT 0 |
| +// DW25 |
| +// DO NOT process repeat field(adm[2]) |
| +// DW26 |
| +#define WF_LWTBL_AC3_CTT_CDT_CRB_DW 26 |
| +#define WF_LWTBL_AC3_CTT_CDT_CRB_ADDR 104 |
| +#define WF_LWTBL_AC3_CTT_CDT_CRB_MASK \ |
| + 0xffffffff // 31- 0 |
| +#define WF_LWTBL_AC3_CTT_CDT_CRB_SHIFT 0 |
| +// DW27 |
| +// DO NOT process repeat field(adm[3]) |
| +// DW28 |
| +#define WF_LWTBL_RELATED_IDX0_DW 28 |
| +#define WF_LWTBL_RELATED_IDX0_ADDR 112 |
| +#define WF_LWTBL_RELATED_IDX0_MASK \ |
| + 0x00000fff // 11- 0 |
| +#define WF_LWTBL_RELATED_IDX0_SHIFT 0 |
| +#define WF_LWTBL_RELATED_BAND0_DW 28 |
| +#define WF_LWTBL_RELATED_BAND0_ADDR 112 |
| +#define WF_LWTBL_RELATED_BAND0_MASK \ |
| + 0x00003000 // 13-12 |
| +#define WF_LWTBL_RELATED_BAND0_SHIFT 12 |
| +#define WF_LWTBL_PRIMARY_MLD_BAND_DW 28 |
| +#define WF_LWTBL_PRIMARY_MLD_BAND_ADDR 112 |
| +#define WF_LWTBL_PRIMARY_MLD_BAND_MASK \ |
| + 0x0000c000 // 15-14 |
| +#define WF_LWTBL_PRIMARY_MLD_BAND_SHIFT 14 |
| +#define WF_LWTBL_RELATED_IDX1_DW 28 |
| +#define WF_LWTBL_RELATED_IDX1_ADDR 112 |
| +#define WF_LWTBL_RELATED_IDX1_MASK \ |
| + 0x0fff0000 // 27-16 |
| +#define WF_LWTBL_RELATED_IDX1_SHIFT 16 |
| +#define WF_LWTBL_RELATED_BAND1_DW 28 |
| +#define WF_LWTBL_RELATED_BAND1_ADDR 112 |
| +#define WF_LWTBL_RELATED_BAND1_MASK \ |
| + 0x30000000 // 29-28 |
| +#define WF_LWTBL_RELATED_BAND1_SHIFT 28 |
| +#define WF_LWTBL_SECONDARY_MLD_BAND_DW 28 |
| +#define WF_LWTBL_SECONDARY_MLD_BAND_ADDR 112 |
| +#define WF_LWTBL_SECONDARY_MLD_BAND_MASK \ |
| + 0xc0000000 // 31-30 |
| +#define WF_LWTBL_SECONDARY_MLD_BAND_SHIFT 30 |
| +// DW29 |
| +#define WF_LWTBL_DISPATCH_POLICY0_DW 29 |
| +#define WF_LWTBL_DISPATCH_POLICY0_ADDR 116 |
| +#define WF_LWTBL_DISPATCH_POLICY0_MASK \ |
| + 0x00000003 // 1- 0 |
| +#define WF_LWTBL_DISPATCH_POLICY0_SHIFT 0 |
| +#define WF_LWTBL_DISPATCH_POLICY1_DW 29 |
| +#define WF_LWTBL_DISPATCH_POLICY1_ADDR 116 |
| +#define WF_LWTBL_DISPATCH_POLICY1_MASK \ |
| + 0x0000000c // 3- 2 |
| +#define WF_LWTBL_DISPATCH_POLICY1_SHIFT 2 |
| +#define WF_LWTBL_DISPATCH_POLICY2_DW 29 |
| +#define WF_LWTBL_DISPATCH_POLICY2_ADDR 116 |
| +#define WF_LWTBL_DISPATCH_POLICY2_MASK \ |
| + 0x00000030 // 5- 4 |
| +#define WF_LWTBL_DISPATCH_POLICY2_SHIFT 4 |
| +#define WF_LWTBL_DISPATCH_POLICY3_DW 29 |
| +#define WF_LWTBL_DISPATCH_POLICY3_ADDR 116 |
| +#define WF_LWTBL_DISPATCH_POLICY3_MASK \ |
| + 0x000000c0 // 7- 6 |
| +#define WF_LWTBL_DISPATCH_POLICY3_SHIFT 6 |
| +#define WF_LWTBL_DISPATCH_POLICY4_DW 29 |
| +#define WF_LWTBL_DISPATCH_POLICY4_ADDR 116 |
| +#define WF_LWTBL_DISPATCH_POLICY4_MASK \ |
| + 0x00000300 // 9- 8 |
| +#define WF_LWTBL_DISPATCH_POLICY4_SHIFT 8 |
| +#define WF_LWTBL_DISPATCH_POLICY5_DW 29 |
| +#define WF_LWTBL_DISPATCH_POLICY5_ADDR 116 |
| +#define WF_LWTBL_DISPATCH_POLICY5_MASK \ |
| + 0x00000c00 // 11-10 |
| +#define WF_LWTBL_DISPATCH_POLICY5_SHIFT 10 |
| +#define WF_LWTBL_DISPATCH_POLICY6_DW 29 |
| +#define WF_LWTBL_DISPATCH_POLICY6_ADDR 116 |
| +#define WF_LWTBL_DISPATCH_POLICY6_MASK \ |
| + 0x00003000 // 13-12 |
| +#define WF_LWTBL_DISPATCH_POLICY6_SHIFT 12 |
| +#define WF_LWTBL_DISPATCH_POLICY7_DW 29 |
| +#define WF_LWTBL_DISPATCH_POLICY7_ADDR 116 |
| +#define WF_LWTBL_DISPATCH_POLICY7_MASK \ |
| + 0x0000c000 // 15-14 |
| +#define WF_LWTBL_DISPATCH_POLICY7_SHIFT 14 |
| +#define WF_LWTBL_OWN_MLD_ID_DW 29 |
| +#define WF_LWTBL_OWN_MLD_ID_ADDR 116 |
| +#define WF_LWTBL_OWN_MLD_ID_MASK \ |
| + 0x003f0000 // 21-16 |
| +#define WF_LWTBL_OWN_MLD_ID_SHIFT 16 |
| +#define WF_LWTBL_EMLSR0_DW 29 |
| +#define WF_LWTBL_EMLSR0_ADDR 116 |
| +#define WF_LWTBL_EMLSR0_MASK \ |
| + 0x00400000 // 22-22 |
| +#define WF_LWTBL_EMLSR0_SHIFT 22 |
| +#define WF_LWTBL_EMLMR0_DW 29 |
| +#define WF_LWTBL_EMLMR0_ADDR 116 |
| +#define WF_LWTBL_EMLMR0_MASK \ |
| + 0x00800000 // 23-23 |
| +#define WF_LWTBL_EMLMR0_SHIFT 23 |
| +#define WF_LWTBL_EMLSR1_DW 29 |
| +#define WF_LWTBL_EMLSR1_ADDR 116 |
| +#define WF_LWTBL_EMLSR1_MASK \ |
| + 0x01000000 // 24-24 |
| +#define WF_LWTBL_EMLSR1_SHIFT 24 |
| +#define WF_LWTBL_EMLMR1_DW 29 |
| +#define WF_LWTBL_EMLMR1_ADDR 116 |
| +#define WF_LWTBL_EMLMR1_MASK \ |
| + 0x02000000 // 25-25 |
| +#define WF_LWTBL_EMLMR1_SHIFT 25 |
| +#define WF_LWTBL_EMLSR2_DW 29 |
| +#define WF_LWTBL_EMLSR2_ADDR 116 |
| +#define WF_LWTBL_EMLSR2_MASK \ |
| + 0x04000000 // 26-26 |
| +#define WF_LWTBL_EMLSR2_SHIFT 26 |
| +#define WF_LWTBL_EMLMR2_DW 29 |
| +#define WF_LWTBL_EMLMR2_ADDR 116 |
| +#define WF_LWTBL_EMLMR2_MASK \ |
| + 0x08000000 // 27-27 |
| +#define WF_LWTBL_EMLMR2_SHIFT 27 |
| +#define WF_LWTBL_STR_BITMAP_DW 29 |
| +#define WF_LWTBL_STR_BITMAP_ADDR 116 |
| +#define WF_LWTBL_STR_BITMAP_MASK \ |
| + 0xe0000000 // 31-29 |
| +#define WF_LWTBL_STR_BITMAP_SHIFT 29 |
| +// DW30 |
| +#define WF_LWTBL_DISPATCH_ORDER_DW 30 |
| +#define WF_LWTBL_DISPATCH_ORDER_ADDR 120 |
| +#define WF_LWTBL_DISPATCH_ORDER_MASK \ |
| + 0x0000007f // 6- 0 |
| +#define WF_LWTBL_DISPATCH_ORDER_SHIFT 0 |
| +#define WF_LWTBL_DISPATCH_RATIO_DW 30 |
| +#define WF_LWTBL_DISPATCH_RATIO_ADDR 120 |
| +#define WF_LWTBL_DISPATCH_RATIO_MASK \ |
| + 0x00003f80 // 13- 7 |
| +#define WF_LWTBL_DISPATCH_RATIO_SHIFT 7 |
| +#define WF_LWTBL_LINK_MGF_DW 30 |
| +#define WF_LWTBL_LINK_MGF_ADDR 120 |
| +#define WF_LWTBL_LINK_MGF_MASK \ |
| + 0xffff0000 // 31-16 |
| +#define WF_LWTBL_LINK_MGF_SHIFT 16 |
| +// DW31 |
| +#define WF_LWTBL_BFTX_TB_DW 31 |
| +#define WF_LWTBL_BFTX_TB_ADDR 124 |
| +#define WF_LWTBL_BFTX_TB_MASK \ |
| + 0x00800000 // 23-23 |
| +#define WF_LWTBL_DROP_DW 31 |
| +#define WF_LWTBL_DROP_ADDR 124 |
| +#define WF_LWTBL_DROP_MASK \ |
| + 0x01000000 // 24-24 |
| +#define WF_LWTBL_DROP_SHIFT 24 |
| +#define WF_LWTBL_CASCAD_DW 31 |
| +#define WF_LWTBL_CASCAD_ADDR 124 |
| +#define WF_LWTBL_CASCAD_MASK \ |
| + 0x02000000 // 25-25 |
| +#define WF_LWTBL_CASCAD_SHIFT 25 |
| +#define WF_LWTBL_ALL_ACK_DW 31 |
| +#define WF_LWTBL_ALL_ACK_ADDR 124 |
| +#define WF_LWTBL_ALL_ACK_MASK \ |
| + 0x04000000 // 26-26 |
| +#define WF_LWTBL_ALL_ACK_SHIFT 26 |
| +#define WF_LWTBL_MPDU_SIZE_DW 31 |
| +#define WF_LWTBL_MPDU_SIZE_ADDR 124 |
| +#define WF_LWTBL_MPDU_SIZE_MASK \ |
| + 0x18000000 // 28-27 |
| +#define WF_LWTBL_MPDU_SIZE_SHIFT 27 |
| +#define WF_LWTBL_RXD_DUP_MODE_DW 31 |
| +#define WF_LWTBL_RXD_DUP_MODE_ADDR 124 |
| +#define WF_LWTBL_RXD_DUP_MODE_MASK \ |
| + 0x60000000 // 30-29 |
| +#define WF_LWTBL_RXD_DUP_MODE_SHIFT 29 |
| +#define WF_LWTBL_ACK_EN_DW 31 |
| +#define WF_LWTBL_ACK_EN_ADDR 128 |
| +#define WF_LWTBL_ACK_EN_MASK \ |
| + 0x80000000 // 31-31 |
| +#define WF_LWTBL_ACK_EN_SHIFT 31 |
| +// DW32 |
| +#define WF_LWTBL_OM_INFO_DW 32 |
| +#define WF_LWTBL_OM_INFO_ADDR 128 |
| +#define WF_LWTBL_OM_INFO_MASK \ |
| + 0x00000fff // 11- 0 |
| +#define WF_LWTBL_OM_INFO_SHIFT 0 |
| +#define WF_LWTBL_OM_INFO_EHT_DW 32 |
| +#define WF_LWTBL_OM_INFO_EHT_ADDR 128 |
| +#define WF_LWTBL_OM_INFO_EHT_MASK \ |
| + 0x0000f000 // 15-12 |
| +#define WF_LWTBL_OM_INFO_EHT_SHIFT 12 |
| +#define WF_LWTBL_RXD_DUP_FOR_OM_CHG_DW 32 |
| +#define WF_LWTBL_RXD_DUP_FOR_OM_CHG_ADDR 128 |
| +#define WF_LWTBL_RXD_DUP_FOR_OM_CHG_MASK \ |
| + 0x00010000 // 16-16 |
| +#define WF_LWTBL_RXD_DUP_FOR_OM_CHG_SHIFT 16 |
| +#define WF_LWTBL_RXD_DUP_WHITE_LIST_DW 32 |
| +#define WF_LWTBL_RXD_DUP_WHITE_LIST_ADDR 128 |
| +#define WF_LWTBL_RXD_DUP_WHITE_LIST_MASK \ |
| + 0x1ffe0000 // 28-17 |
| +#define WF_LWTBL_RXD_DUP_WHITE_LIST_SHIFT 17 |
| +// DW33 |
| +#define WF_LWTBL_USER_RSSI_DW 33 |
| +#define WF_LWTBL_USER_RSSI_ADDR 132 |
| +#define WF_LWTBL_USER_RSSI_MASK \ |
| + 0x000001ff // 8- 0 |
| +#define WF_LWTBL_USER_RSSI_SHIFT 0 |
| +#define WF_LWTBL_USER_SNR_DW 33 |
| +#define WF_LWTBL_USER_SNR_ADDR 132 |
| +#define WF_LWTBL_USER_SNR_MASK \ |
| + 0x00007e00 // 14- 9 |
| +#define WF_LWTBL_USER_SNR_SHIFT 9 |
| +#define WF_LWTBL_RAPID_REACTION_RATE_DW 33 |
| +#define WF_LWTBL_RAPID_REACTION_RATE_ADDR 132 |
| +#define WF_LWTBL_RAPID_REACTION_RATE_MASK \ |
| + 0x0fff0000 // 27-16 |
| +#define WF_LWTBL_RAPID_REACTION_RATE_SHIFT 16 |
| +#define WF_LWTBL_HT_AMSDU_DW 33 |
| +#define WF_LWTBL_HT_AMSDU_ADDR 132 |
| +#define WF_LWTBL_HT_AMSDU_MASK \ |
| + 0x40000000 // 30-30 |
| +#define WF_LWTBL_HT_AMSDU_SHIFT 30 |
| +#define WF_LWTBL_AMSDU_CROSS_LG_DW 33 |
| +#define WF_LWTBL_AMSDU_CROSS_LG_ADDR 132 |
| +#define WF_LWTBL_AMSDU_CROSS_LG_MASK \ |
| + 0x80000000 // 31-31 |
| +#define WF_LWTBL_AMSDU_CROSS_LG_SHIFT 31 |
| +// DW34 |
| +#define WF_LWTBL_RESP_RCPI0_DW 34 |
| +#define WF_LWTBL_RESP_RCPI0_ADDR 136 |
| +#define WF_LWTBL_RESP_RCPI0_MASK \ |
| + 0x000000ff // 7- 0 |
| +#define WF_LWTBL_RESP_RCPI0_SHIFT 0 |
| +#define WF_LWTBL_RESP_RCPI1_DW 34 |
| +#define WF_LWTBL_RESP_RCPI1_ADDR 136 |
| +#define WF_LWTBL_RESP_RCPI1_MASK \ |
| + 0x0000ff00 // 15- 8 |
| +#define WF_LWTBL_RESP_RCPI1_SHIFT 8 |
| +#define WF_LWTBL_RESP_RCPI2_DW 34 |
| +#define WF_LWTBL_RESP_RCPI2_ADDR 136 |
| +#define WF_LWTBL_RESP_RCPI2_MASK \ |
| + 0x00ff0000 // 23-16 |
| +#define WF_LWTBL_RESP_RCPI2_SHIFT 16 |
| +#define WF_LWTBL_RESP_RCPI3_DW 34 |
| +#define WF_LWTBL_RESP_RCPI3_ADDR 136 |
| +#define WF_LWTBL_RESP_RCPI3_MASK \ |
| + 0xff000000 // 31-24 |
| +#define WF_LWTBL_RESP_RCPI3_SHIFT 24 |
| +// DW35 |
| +#define WF_LWTBL_SNR_RX0_DW 35 |
| +#define WF_LWTBL_SNR_RX0_ADDR 140 |
| +#define WF_LWTBL_SNR_RX0_MASK \ |
| + 0x0000003f // 5- 0 |
| +#define WF_LWTBL_SNR_RX0_SHIFT 0 |
| +#define WF_LWTBL_SNR_RX1_DW 35 |
| +#define WF_LWTBL_SNR_RX1_ADDR 140 |
| +#define WF_LWTBL_SNR_RX1_MASK \ |
| + 0x00000fc0 // 11- 6 |
| +#define WF_LWTBL_SNR_RX1_SHIFT 6 |
| +#define WF_LWTBL_SNR_RX2_DW 35 |
| +#define WF_LWTBL_SNR_RX2_ADDR 140 |
| +#define WF_LWTBL_SNR_RX2_MASK \ |
| + 0x0003f000 // 17-12 |
| +#define WF_LWTBL_SNR_RX2_SHIFT 12 |
| +#define WF_LWTBL_SNR_RX3_DW 35 |
| +#define WF_LWTBL_SNR_RX3_ADDR 140 |
| +#define WF_LWTBL_SNR_RX3_MASK \ |
| + 0x00fc0000 // 23-18 |
| +#define WF_LWTBL_SNR_RX3_SHIFT 18 |
| + |
| +/* WTBL Group - Packet Number */ |
| +/* DW 2 */ |
| +#define WTBL_PN0_MASK BITS(0, 7) |
| +#define WTBL_PN0_OFFSET 0 |
| +#define WTBL_PN1_MASK BITS(8, 15) |
| +#define WTBL_PN1_OFFSET 8 |
| +#define WTBL_PN2_MASK BITS(16, 23) |
| +#define WTBL_PN2_OFFSET 16 |
| +#define WTBL_PN3_MASK BITS(24, 31) |
| +#define WTBL_PN3_OFFSET 24 |
| + |
| +/* DW 3 */ |
| +#define WTBL_PN4_MASK BITS(0, 7) |
| +#define WTBL_PN4_OFFSET 0 |
| +#define WTBL_PN5_MASK BITS(8, 15) |
| +#define WTBL_PN5_OFFSET 8 |
| + |
| +/* DW 4 */ |
| +#define WTBL_BIPN0_MASK BITS(0, 7) |
| +#define WTBL_BIPN0_OFFSET 0 |
| +#define WTBL_BIPN1_MASK BITS(8, 15) |
| +#define WTBL_BIPN1_OFFSET 8 |
| +#define WTBL_BIPN2_MASK BITS(16, 23) |
| +#define WTBL_BIPN2_OFFSET 16 |
| +#define WTBL_BIPN3_MASK BITS(24, 31) |
| +#define WTBL_BIPN3_OFFSET 24 |
| + |
| +/* DW 5 */ |
| +#define WTBL_BIPN4_MASK BITS(0, 7) |
| +#define WTBL_BIPN4_OFFSET 0 |
| +#define WTBL_BIPN5_MASK BITS(8, 15) |
| +#define WTBL_BIPN5_OFFSET 8 |
| + |
| +/* UWTBL DW 6 */ |
| +#define WTBL_AMSDU_LEN_MASK BITS(0, 5) |
| +#define WTBL_AMSDU_LEN_OFFSET 0 |
| +#define WTBL_AMSDU_NUM_MASK BITS(6, 10) |
| +#define WTBL_AMSDU_NUM_OFFSET 6 |
| +#define WTBL_AMSDU_EN_MASK BIT(11) |
| +#define WTBL_AMSDU_EN_OFFSET 11 |
| + |
| +/* UWTBL DW 8 */ |
| +#define WTBL_SEC_ADDR_MODE_MASK BITS(20, 21) |
| +#define WTBL_SEC_ADDR_MODE_OFFSET 20 |
| + |
| +/* LWTBL Rate field */ |
| +#define WTBL_RATE_TX_RATE_MASK BITS(0, 5) |
| +#define WTBL_RATE_TX_RATE_OFFSET 0 |
| +#define WTBL_RATE_TX_MODE_MASK BITS(6, 9) |
| +#define WTBL_RATE_TX_MODE_OFFSET 6 |
| +#define WTBL_RATE_NSTS_MASK BITS(10, 13) |
| +#define WTBL_RATE_NSTS_OFFSET 10 |
| +#define WTBL_RATE_STBC_MASK BIT(14) |
| +#define WTBL_RATE_STBC_OFFSET 14 |
| + |
| +/***** WTBL(LMAC) DW Offset *****/ |
| +/* LMAC WTBL Group - Peer Unique Information */ |
| +#define WTBL_GROUP_PEER_INFO_DW_0 0 |
| +#define WTBL_GROUP_PEER_INFO_DW_1 1 |
| + |
| +/* WTBL Group - TxRx Capability/Information */ |
| +#define WTBL_GROUP_TRX_CAP_DW_2 2 |
| +#define WTBL_GROUP_TRX_CAP_DW_3 3 |
| +#define WTBL_GROUP_TRX_CAP_DW_4 4 |
| +#define WTBL_GROUP_TRX_CAP_DW_5 5 |
| +#define WTBL_GROUP_TRX_CAP_DW_6 6 |
| +#define WTBL_GROUP_TRX_CAP_DW_7 7 |
| +#define WTBL_GROUP_TRX_CAP_DW_8 8 |
| +#define WTBL_GROUP_TRX_CAP_DW_9 9 |
| + |
| +/* WTBL Group - Auto Rate Table*/ |
| +#define WTBL_GROUP_AUTO_RATE_1_2 10 |
| +#define WTBL_GROUP_AUTO_RATE_3_4 11 |
| +#define WTBL_GROUP_AUTO_RATE_5_6 12 |
| +#define WTBL_GROUP_AUTO_RATE_7_8 13 |
| + |
| +/* WTBL Group - Tx Counter */ |
| +#define WTBL_GROUP_TX_CNT_LINE_1 14 |
| +#define WTBL_GROUP_TX_CNT_LINE_2 15 |
| +#define WTBL_GROUP_TX_CNT_LINE_3 16 |
| +#define WTBL_GROUP_TX_CNT_LINE_4 17 |
| +#define WTBL_GROUP_TX_CNT_LINE_5 18 |
| +#define WTBL_GROUP_TX_CNT_LINE_6 19 |
| + |
| +/* WTBL Group - Admission Control Counter */ |
| +#define WTBL_GROUP_ADM_CNT_LINE_1 20 |
| +#define WTBL_GROUP_ADM_CNT_LINE_2 21 |
| +#define WTBL_GROUP_ADM_CNT_LINE_3 22 |
| +#define WTBL_GROUP_ADM_CNT_LINE_4 23 |
| +#define WTBL_GROUP_ADM_CNT_LINE_5 24 |
| +#define WTBL_GROUP_ADM_CNT_LINE_6 25 |
| +#define WTBL_GROUP_ADM_CNT_LINE_7 26 |
| +#define WTBL_GROUP_ADM_CNT_LINE_8 27 |
| + |
| +/* WTBL Group -MLO Info */ |
| +#define WTBL_GROUP_MLO_INFO_LINE_1 28 |
| +#define WTBL_GROUP_MLO_INFO_LINE_2 29 |
| +#define WTBL_GROUP_MLO_INFO_LINE_3 30 |
| + |
| +/* WTBL Group -RESP Info */ |
| +#define WTBL_GROUP_RESP_INFO_DW_31 31 |
| + |
| +/* WTBL Group -RX DUP Info */ |
| +#define WTBL_GROUP_RX_DUP_INFO_DW_32 32 |
| + |
| +/* WTBL Group - Rx Statistics Counter */ |
| +#define WTBL_GROUP_RX_STAT_CNT_LINE_1 33 |
| +#define WTBL_GROUP_RX_STAT_CNT_LINE_2 34 |
| +#define WTBL_GROUP_RX_STAT_CNT_LINE_3 35 |
| + |
| +/* UWTBL Group - HW AMSDU */ |
| +#define UWTBL_HW_AMSDU_DW WF_UWTBL_AMSDU_CFG_DW |
| + |
| +/* LWTBL DW 4 */ |
| +#define WTBL_DIS_RHTR WF_LWTBL_DIS_RHTR_MASK |
| + |
| +/* UWTBL DW 5 */ |
| +#define WTBL_KEY_LINK_DW_KEY_LOC0_MASK BITS(0, 10) |
| +#define WTBL_PSM WF_LWTBL_PSM_MASK |
| + |
| +/* Need to sync with FW define */ |
| +#define INVALID_KEY_ENTRY WTBL_KEY_LINK_DW_KEY_LOC0_MASK |
| + |
| +// RATE |
| +#define WTBL_RATE_TX_RATE_MASK BITS(0, 5) |
| +#define WTBL_RATE_TX_RATE_OFFSET 0 |
| +#define WTBL_RATE_TX_MODE_MASK BITS(6, 9) |
| +#define WTBL_RATE_TX_MODE_OFFSET 6 |
| +#define WTBL_RATE_NSTS_MASK BITS(10, 13) |
| +#define WTBL_RATE_NSTS_OFFSET 10 |
| +#define WTBL_RATE_STBC_MASK BIT(14) |
| +#define WTBL_RATE_STBC_OFFSET 14 |
| +#endif |
| + |
| +#endif |
| diff --git a/mt7996/mtk_debugfs.c b/mt7996/mtk_debugfs.c |
| new file mode 100644 |
| index 0000000..d79e00c |
| --- /dev/null |
| +++ b/mt7996/mtk_debugfs.c |
| @@ -0,0 +1,2507 @@ |
| +// SPDX-License-Identifier: ISC |
| +/* |
| + * Copyright (C) 2023 MediaTek Inc. |
| + */ |
| +#include "mt7996.h" |
| +#include "../mt76.h" |
| +#include "mcu.h" |
| +#include "mac.h" |
| +#include "eeprom.h" |
| +#include "mtk_debug.h" |
| +#include "mtk_mcu.h" |
| +#include "coredump.h" |
| + |
| +#ifdef CONFIG_MTK_DEBUG |
| + |
| +/* AGG INFO */ |
| +static int |
| +mt7996_agginfo_read_per_band(struct seq_file *s, int band_idx) |
| +{ |
| + struct mt7996_dev *dev = dev_get_drvdata(s->private); |
| + u64 total_burst, total_ampdu, ampdu_cnt[16]; |
| + u32 value, idx, row_idx, col_idx, start_range, agg_rang_sel[16], burst_cnt[16], band_offset = 0; |
| + u8 partial_str[16] = {}, full_str[64] = {}; |
| + |
| + switch (band_idx) { |
| + case 0: |
| + band_offset = 0; |
| + break; |
| + case 1: |
| + band_offset = BN1_WF_AGG_TOP_BASE - BN0_WF_AGG_TOP_BASE; |
| + break; |
| + case 2: |
| + band_offset = IP1_BN0_WF_AGG_TOP_BASE - BN0_WF_AGG_TOP_BASE; |
| + break; |
| + default: |
| + return 0; |
| + } |
| + |
| + seq_printf(s, "Band %d AGG Status\n", band_idx); |
| + seq_printf(s, "===============================\n"); |
| + value = mt76_rr(dev, BN0_WF_AGG_TOP_AALCR0_ADDR + band_offset); |
| + seq_printf(s, "AC00 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR0_AC00_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR0_AC00_AGG_LIMIT_SHFT); |
| + seq_printf(s, "AC01 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR0_AC01_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR0_AC01_AGG_LIMIT_SHFT); |
| + value = mt76_rr(dev, BN0_WF_AGG_TOP_AALCR1_ADDR + band_offset); |
| + seq_printf(s, "AC02 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR1_AC02_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR1_AC02_AGG_LIMIT_SHFT); |
| + seq_printf(s, "AC03 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR1_AC03_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR1_AC03_AGG_LIMIT_SHFT); |
| + value = mt76_rr(dev, BN0_WF_AGG_TOP_AALCR2_ADDR + band_offset); |
| + seq_printf(s, "AC10 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR2_AC10_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR2_AC10_AGG_LIMIT_SHFT); |
| + seq_printf(s, "AC11 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR2_AC11_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR2_AC11_AGG_LIMIT_SHFT); |
| + value = mt76_rr(dev, BN0_WF_AGG_TOP_AALCR3_ADDR + band_offset); |
| + seq_printf(s, "AC12 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR3_AC12_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR3_AC12_AGG_LIMIT_SHFT); |
| + seq_printf(s, "AC13 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR3_AC13_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR3_AC13_AGG_LIMIT_SHFT); |
| + value = mt76_rr(dev, BN0_WF_AGG_TOP_AALCR4_ADDR + band_offset); |
| + seq_printf(s, "AC20 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR4_AC20_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR4_AC20_AGG_LIMIT_SHFT); |
| + seq_printf(s, "AC21 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR4_AC21_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR4_AC21_AGG_LIMIT_SHFT); |
| + value = mt76_rr(dev, BN0_WF_AGG_TOP_AALCR5_ADDR + band_offset); |
| + seq_printf(s, "AC22 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR5_AC22_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR5_AC22_AGG_LIMIT_SHFT); |
| + seq_printf(s, "AC23 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR5_AC23_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR5_AC23_AGG_LIMIT_SHFT); |
| + value = mt76_rr(dev, BN0_WF_AGG_TOP_AALCR6_ADDR + band_offset); |
| + seq_printf(s, "AC30 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR6_AC30_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR6_AC30_AGG_LIMIT_SHFT); |
| + seq_printf(s, "AC31 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR6_AC31_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR6_AC31_AGG_LIMIT_SHFT); |
| + value = mt76_rr(dev, BN0_WF_AGG_TOP_AALCR7_ADDR + band_offset); |
| + seq_printf(s, "AC32 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR7_AC32_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR7_AC32_AGG_LIMIT_SHFT); |
| + seq_printf(s, "AC33 Agg limit = %d\t", (value & BN0_WF_AGG_TOP_AALCR7_AC33_AGG_LIMIT_MASK) >> BN0_WF_AGG_TOP_AALCR7_AC33_AGG_LIMIT_SHFT); |
| + |
| + switch (band_idx) { |
| + case 0: |
| + band_offset = 0; |
| + break; |
| + case 1: |
| + band_offset = BN1_WF_MIB_TOP_BASE - BN0_WF_MIB_TOP_BASE; |
| + break; |
| + case 2: |
| + band_offset = IP1_BN0_WF_MIB_TOP_BASE - BN0_WF_MIB_TOP_BASE; |
| + break; |
| + default: |
| + return 0; |
| + } |
| + |
| + seq_printf(s, "===AMPDU Related Counters===\n"); |
| + |
| + value = mt76_rr(dev, BN0_WF_MIB_TOP_TRARC0_ADDR + band_offset); |
| + agg_rang_sel[0] = (value & BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_0_MASK) >> BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_0_SHFT; |
| + agg_rang_sel[1] = (value & BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_1_MASK) >> BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_1_SHFT; |
| + value = mt76_rr(dev, BN0_WF_MIB_TOP_TRARC1_ADDR + band_offset); |
| + agg_rang_sel[2] = (value & BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_2_MASK) >> BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_2_SHFT; |
| + agg_rang_sel[3] = (value & BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_3_MASK) >> BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_3_SHFT; |
| + value = mt76_rr(dev, BN0_WF_MIB_TOP_TRARC2_ADDR + band_offset); |
| + agg_rang_sel[4] = (value & BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_4_MASK) >> BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_4_SHFT; |
| + agg_rang_sel[5] = (value & BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_5_MASK) >> BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_5_SHFT; |
| + value = mt76_rr(dev, BN0_WF_MIB_TOP_TRARC3_ADDR + band_offset); |
| + agg_rang_sel[6] = (value & BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_6_MASK) >> BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_6_SHFT; |
| + agg_rang_sel[7] = (value & BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_7_MASK) >> BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_7_SHFT; |
| + value = mt76_rr(dev, BN0_WF_MIB_TOP_TRARC4_ADDR + band_offset); |
| + agg_rang_sel[8] = (value & BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_8_MASK) >> BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_8_SHFT; |
| + agg_rang_sel[9] = (value & BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_9_MASK) >> BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_9_SHFT; |
| + value = mt76_rr(dev, BN0_WF_MIB_TOP_TRARC5_ADDR + band_offset); |
| + agg_rang_sel[10] = (value & BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_10_MASK) >> BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_10_SHFT; |
| + agg_rang_sel[11] = (value & BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_11_MASK) >> BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_11_SHFT; |
| + value = mt76_rr(dev, BN0_WF_MIB_TOP_TRARC6_ADDR + band_offset); |
| + agg_rang_sel[12] = (value & BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_12_MASK) >> BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_12_SHFT; |
| + agg_rang_sel[13] = (value & BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_13_MASK) >> BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_13_SHFT; |
| + value = mt76_rr(dev, BN0_WF_MIB_TOP_TRARC7_ADDR + band_offset); |
| + agg_rang_sel[14] = (value & BN0_WF_MIB_TOP_TRARC7_AGG_RANG_SEL_14_MASK) >> BN0_WF_MIB_TOP_TRARC7_AGG_RANG_SEL_14_SHFT; |
| + |
| + burst_cnt[0] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR0_ADDR + band_offset); |
| + burst_cnt[1] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR1_ADDR + band_offset); |
| + burst_cnt[2] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR2_ADDR + band_offset); |
| + burst_cnt[3] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR3_ADDR + band_offset); |
| + burst_cnt[4] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR4_ADDR + band_offset); |
| + burst_cnt[5] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR5_ADDR + band_offset); |
| + burst_cnt[6] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR6_ADDR + band_offset); |
| + burst_cnt[7] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR7_ADDR + band_offset); |
| + burst_cnt[8] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR8_ADDR + band_offset); |
| + burst_cnt[9] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR9_ADDR + band_offset); |
| + burst_cnt[10] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR10_ADDR + band_offset); |
| + burst_cnt[11] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR11_ADDR + band_offset); |
| + burst_cnt[12] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR12_ADDR + band_offset); |
| + burst_cnt[13] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR13_ADDR + band_offset); |
| + burst_cnt[14] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR14_ADDR + band_offset); |
| + burst_cnt[15] = mt76_rr(dev, BN0_WF_MIB_TOP_TRDR15_ADDR + band_offset); |
| + |
| + start_range = 1; |
| + total_burst = 0; |
| + total_ampdu = 0; |
| + agg_rang_sel[15] = 1023; |
| + |
| + /* Need to add 1 after read from AGG_RANG_SEL CR */ |
| + for (idx = 0; idx < 16; idx++) { |
| + agg_rang_sel[idx]++; |
| + total_burst += burst_cnt[idx]; |
| + |
| + if (start_range == agg_rang_sel[idx]) |
| + ampdu_cnt[idx] = (u64) start_range * burst_cnt[idx]; |
| + else |
| + ampdu_cnt[idx] = (u64) ((start_range + agg_rang_sel[idx]) >> 1) * burst_cnt[idx]; |
| + |
| + start_range = agg_rang_sel[idx] + 1; |
| + total_ampdu += ampdu_cnt[idx]; |
| + } |
| + |
| + start_range = 1; |
| + sprintf(full_str, "%13s ", "Tx Agg Range:"); |
| + |
| + for (row_idx = 0; row_idx < 4; row_idx++) { |
| + for (col_idx = 0; col_idx < 4; col_idx++, idx++) { |
| + idx = 4 * row_idx + col_idx; |
| + |
| + if (start_range == agg_rang_sel[idx]) |
| + sprintf(partial_str, "%d", agg_rang_sel[idx]); |
| + else |
| + sprintf(partial_str, "%d~%d", start_range, agg_rang_sel[idx]); |
| + |
| + start_range = agg_rang_sel[idx] + 1; |
| + sprintf(full_str + strlen(full_str), "%-11s ", partial_str); |
| + } |
| + |
| + idx = 4 * row_idx; |
| + |
| + seq_printf(s, "%s\n", full_str); |
| + seq_printf(s, "%13s 0x%-9x 0x%-9x 0x%-9x 0x%-9x\n", |
| + row_idx ? "" : "Burst count:", |
| + burst_cnt[idx], burst_cnt[idx + 1], |
| + burst_cnt[idx + 2], burst_cnt[idx + 3]); |
| + |
| + if (total_burst != 0) { |
| + if (row_idx == 0) |
| + sprintf(full_str, "%13s ", |
| + "Burst ratio:"); |
| + else |
| + sprintf(full_str, "%13s ", ""); |
| + |
| + for (col_idx = 0; col_idx < 4; col_idx++) { |
| + u64 count = (u64) burst_cnt[idx + col_idx] * 100; |
| + |
| + sprintf(partial_str, "(%llu%%)", |
| + div64_u64(count, total_burst)); |
| + sprintf(full_str + strlen(full_str), |
| + "%-11s ", partial_str); |
| + } |
| + |
| + seq_printf(s, "%s\n", full_str); |
| + |
| + if (row_idx == 0) |
| + sprintf(full_str, "%13s ", |
| + "MDPU ratio:"); |
| + else |
| + sprintf(full_str, "%13s ", ""); |
| + |
| + for (col_idx = 0; col_idx < 4; col_idx++) { |
| + u64 count = ampdu_cnt[idx + col_idx] * 100; |
| + |
| + sprintf(partial_str, "(%llu%%)", |
| + div64_u64(count, total_ampdu)); |
| + sprintf(full_str + strlen(full_str), |
| + "%-11s ", partial_str); |
| + } |
| + |
| + seq_printf(s, "%s\n", full_str); |
| + } |
| + |
| + sprintf(full_str, "%13s ", ""); |
| + } |
| + |
| + return 0; |
| +} |
| + |
| +static int mt7996_agginfo_read_band0(struct seq_file *s, void *data) |
| +{ |
| + mt7996_agginfo_read_per_band(s, MT_BAND0); |
| + return 0; |
| +} |
| + |
| +static int mt7996_agginfo_read_band1(struct seq_file *s, void *data) |
| +{ |
| + mt7996_agginfo_read_per_band(s, MT_BAND1); |
| + return 0; |
| +} |
| + |
| +static int mt7996_agginfo_read_band2(struct seq_file *s, void *data) |
| +{ |
| + mt7996_agginfo_read_per_band(s, MT_BAND2); |
| + return 0; |
| +} |
| + |
| +/* AMSDU INFO */ |
| +static int mt7996_amsdu_result_read(struct seq_file *s, void *data) |
| +{ |
| +#define HW_MSDU_CNT_ADDR 0xf400 |
| +#define HW_MSDU_NUM_MAX 33 |
| + struct mt7996_dev *dev = dev_get_drvdata(s->private); |
| + u32 ple_stat[HW_MSDU_NUM_MAX] = {0}, total_amsdu = 0; |
| + u8 i; |
| + |
| + for (i = 0; i < HW_MSDU_NUM_MAX; i++) |
| + ple_stat[i] = mt76_rr(dev, HW_MSDU_CNT_ADDR + i * 0x04); |
| + |
| + seq_printf(s, "TXD counter status of MSDU:\n"); |
| + |
| + for (i = 0; i < HW_MSDU_NUM_MAX; i++) |
| + total_amsdu += ple_stat[i]; |
| + |
| + for (i = 0; i < HW_MSDU_NUM_MAX; i++) { |
| + seq_printf(s, "AMSDU pack count of %d MSDU in TXD: 0x%x ", i, ple_stat[i]); |
| + if (total_amsdu != 0) |
| + seq_printf(s, "(%d%%)\n", ple_stat[i] * 100 / total_amsdu); |
| + else |
| + seq_printf(s, "\n"); |
| + } |
| + |
| + return 0; |
| +} |
| + |
| +/* DBG MODLE */ |
| +static int |
| +mt7996_fw_debug_module_set(void *data, u64 module) |
| +{ |
| + struct mt7996_dev *dev = data; |
| + |
| + dev->dbg.fw_dbg_module = module; |
| + return 0; |
| +} |
| + |
| +static int |
| +mt7996_fw_debug_module_get(void *data, u64 *module) |
| +{ |
| + struct mt7996_dev *dev = data; |
| + |
| + *module = dev->dbg.fw_dbg_module; |
| + return 0; |
| +} |
| + |
| +DEFINE_DEBUGFS_ATTRIBUTE(fops_fw_debug_module, mt7996_fw_debug_module_get, |
| + mt7996_fw_debug_module_set, "%lld\n"); |
| + |
| +static int |
| +mt7996_fw_debug_level_set(void *data, u64 level) |
| +{ |
| + struct mt7996_dev *dev = data; |
| + |
| + dev->dbg.fw_dbg_lv = level; |
| + mt7996_mcu_fw_dbg_ctrl(dev, dev->dbg.fw_dbg_module, dev->dbg.fw_dbg_lv); |
| + return 0; |
| +} |
| + |
| +static int |
| +mt7996_fw_debug_level_get(void *data, u64 *level) |
| +{ |
| + struct mt7996_dev *dev = data; |
| + |
| + *level = dev->dbg.fw_dbg_lv; |
| + return 0; |
| +} |
| + |
| +DEFINE_DEBUGFS_ATTRIBUTE(fops_fw_debug_level, mt7996_fw_debug_level_get, |
| + mt7996_fw_debug_level_set, "%lld\n"); |
| + |
| +/* usage: echo 0x[arg3][arg2][arg1] > fw_wa_set */ |
| +static int |
| +mt7996_wa_set(void *data, u64 val) |
| +{ |
| + struct mt7996_dev *dev = data; |
| + u32 arg1, arg2, arg3; |
| + |
| + arg1 = FIELD_GET(GENMASK_ULL(7, 0), val); |
| + arg2 = FIELD_GET(GENMASK_ULL(15, 8), val); |
| + arg3 = FIELD_GET(GENMASK_ULL(23, 16), val); |
| + |
| + return mt7996_mcu_wa_cmd(dev, MCU_WA_PARAM_CMD(SET), |
| + arg1, arg2, arg3); |
| +} |
| + |
| +DEFINE_DEBUGFS_ATTRIBUTE(fops_wa_set, NULL, mt7996_wa_set, |
| + "0x%llx\n"); |
| + |
| +/* usage: echo 0x[arg3][arg2][arg1] > fw_wa_query */ |
| +static int |
| +mt7996_wa_query(void *data, u64 val) |
| +{ |
| + struct mt7996_dev *dev = data; |
| + u32 arg1, arg2, arg3; |
| + |
| + arg1 = FIELD_GET(GENMASK_ULL(7, 0), val); |
| + arg2 = FIELD_GET(GENMASK_ULL(15, 8), val); |
| + arg3 = FIELD_GET(GENMASK_ULL(23, 16), val); |
| + |
| + return mt7996_mcu_wa_cmd(dev, MCU_WA_PARAM_CMD(QUERY), |
| + arg1, arg2, arg3); |
| + return 0; |
| +} |
| + |
| +DEFINE_DEBUGFS_ATTRIBUTE(fops_wa_query, NULL, mt7996_wa_query, |
| + "0x%llx\n"); |
| + |
| +static int mt7996_dump_version(struct seq_file *s, void *data) |
| +{ |
| +#define MAX_ADIE_NUM 3 |
| + struct mt7996_dev *dev = dev_get_drvdata(s->private); |
| + u32 regval; |
| + u16 adie_chip_id, adie_chip_ver; |
| + int adie_idx; |
| + static const char * const fem_type[] = { |
| + [MT7996_FEM_UNSET] = "N/A", |
| + [MT7996_FEM_EXT] = "eFEM", |
| + [MT7996_FEM_INT] = "iFEM", |
| + [MT7996_FEM_MIX] = "mixed FEM", |
| + }; |
| + |
| + seq_printf(s, "Version: 4.3.24.5\n"); |
| + |
| + if (!test_bit(MT76_STATE_MCU_RUNNING, &dev->mphy.state)) |
| + return 0; |
| + |
| + seq_printf(s, "Rom Patch Build Time: %.16s\n", dev->patch_build_date); |
| + seq_printf(s, "WM Patch Build Time: %.15s, Mode: %s\n", |
| + dev->ram_build_date[MT7996_RAM_TYPE_WM], |
| + dev->testmode_enable ? "Testmode" : "Normal mode"); |
| + seq_printf(s, "WA Patch Build Time: %.15s\n", |
| + dev->ram_build_date[MT7996_RAM_TYPE_WA]); |
| + seq_printf(s, "DSP Patch Build Time: %.15s\n", |
| + dev->ram_build_date[MT7996_RAM_TYPE_DSP]); |
| + for (adie_idx = 0; adie_idx < MAX_ADIE_NUM; adie_idx++) { |
| + mt7996_mcu_rf_regval(dev, MT_ADIE_CHIP_ID(adie_idx), ®val, false); |
| + adie_chip_id = FIELD_GET(MT_ADIE_CHIP_ID_MASK, regval); |
| + adie_chip_ver = FIELD_GET(MT_ADIE_VERSION_MASK, regval); |
| + if (adie_chip_id) |
| + seq_printf(s, "Adie %d: ID = 0x%04x, Ver = 0x%04x\n", |
| + adie_idx, adie_chip_id, adie_chip_ver); |
| + else |
| + seq_printf(s, "Adie %d: ID = N/A, Ver = N/A\n", adie_idx); |
| + } |
| + seq_printf(s, "FEM type: %s\n", fem_type[dev->fem_type]); |
| + |
| + return 0; |
| +} |
| + |
| +/* fw wm call trace info dump */ |
| +void mt7996_show_lp_history(struct seq_file *s, u32 type) |
| +{ |
| + struct mt7996_dev *dev = dev_get_drvdata(s->private); |
| + struct mt7996_crash_data *crash_data; |
| + struct mt7996_coredump *dump; |
| + u64 now = 0; |
| + int i = 0; |
| + u8 fw_type = !!type; |
| + |
| + mutex_lock(&dev->dump_mutex); |
| + |
| + crash_data = mt7996_coredump_new(dev, fw_type); |
| + if (!crash_data) { |
| + mutex_unlock(&dev->dump_mutex); |
| + seq_printf(s, "the coredump is disable!\n"); |
| + return; |
| + } |
| + mutex_unlock(&dev->dump_mutex); |
| + |
| + dump = mt7996_coredump_build(dev, fw_type, false); |
| + if (!dump) { |
| + seq_printf(s, "no call stack data found!\n"); |
| + return; |
| + } |
| + |
| + seq_printf(s, "\x1b[32m%s log output\x1b[0m\n", dump->fw_type); |
| + seq_printf(s, "\x1b[32mfw status: %s\n", dump->fw_state); |
| + mt7996_dump_version(s, NULL); |
| + /* PC log */ |
| + now = jiffies; |
| + for (i = 0; i < 10; i++) |
| + seq_printf(s, "\tCurrent PC=%x\n", dump->pc_cur[i]); |
| + |
| + seq_printf(s, "PC log contorl=0x%x(T=%llu)(latest PC index = 0x%x)\n", |
| + dump->pc_dbg_ctrl, now, dump->pc_cur_idx); |
| + for (i = 0; i < 32; i++) |
| + seq_printf(s, "\tPC log(%d)=0x%08x\n", i, dump->pc_stack[i]); |
| + |
| + /* LR log */ |
| + now = jiffies; |
| + seq_printf(s, "\nLR log contorl=0x%x(T=%llu)(latest LR index = 0x%x)\n", |
| + dump->lr_dbg_ctrl, now, dump->lr_cur_idx); |
| + for (i = 0; i < 32; i++) |
| + seq_printf(s, "\tLR log(%d)=0x%08x\n", i, dump->lr_stack[i]); |
| + |
| + vfree(dump); |
| +} |
| + |
| +static int mt7996_fw_wa_info_read(struct seq_file *s, void *data) |
| +{ |
| + seq_printf(s, "======[ShowPcLpHistory]======\n"); |
| + mt7996_show_lp_history(s, MT7996_RAM_TYPE_WA); |
| + seq_printf(s, "======[End ShowPcLpHistory]==\n"); |
| + |
| + return 0; |
| +} |
| + |
| +static int mt7996_fw_wm_info_read(struct seq_file *s, void *data) |
| +{ |
| + seq_printf(s, "======[ShowPcLpHistory]======\n"); |
| + mt7996_show_lp_history(s, MT7996_RAM_TYPE_WM); |
| + seq_printf(s, "======[End ShowPcLpHistory]==\n"); |
| + |
| + return 0; |
| +} |
| + |
| +/* dma info dump */ |
| +static void |
| +dump_dma_tx_ring_info(struct seq_file *s, struct mt7996_dev *dev, char *str1, char *str2, u32 ring_base) |
| +{ |
| + u32 base, cnt, cidx, didx, queue_cnt; |
| + |
| + base= mt76_rr(dev, ring_base); |
| + cnt = mt76_rr(dev, ring_base + 4); |
| + cidx = mt76_rr(dev, ring_base + 8); |
| + didx = mt76_rr(dev, ring_base + 12); |
| + queue_cnt = (cidx >= didx) ? (cidx - didx) : (cidx - didx + cnt); |
| + |
| + seq_printf(s, "%20s %6s %10x %15x %10x %10x %10x\n", str1, str2, base, cnt, cidx, didx, queue_cnt); |
| +} |
| + |
| +static void |
| +dump_dma_rx_ring_info(struct seq_file *s, struct mt7996_dev *dev, char *str1, char *str2, u32 ring_base) |
| +{ |
| + u32 base, ctrl1, cnt, cidx, didx, queue_cnt; |
| + |
| + base= mt76_rr(dev, ring_base); |
| + ctrl1 = mt76_rr(dev, ring_base + 4); |
| + cidx = mt76_rr(dev, ring_base + 8) & 0xfff; |
| + didx = mt76_rr(dev, ring_base + 12) & 0xfff; |
| + cnt = ctrl1 & 0xfff; |
| + queue_cnt = (didx > cidx) ? (didx - cidx - 1) : (didx - cidx + cnt - 1); |
| + |
| + seq_printf(s, "%20s %6s %10x %10x(%3x) %10x %10x %10x\n", |
| + str1, str2, base, ctrl1, cnt, cidx, didx, queue_cnt); |
| +} |
| + |
| +static void |
| +mt7996_show_dma_info(struct seq_file *s, struct mt7996_dev *dev) |
| +{ |
| + u32 sys_ctrl[10]; |
| + |
| + /* HOST DMA0 information */ |
| + sys_ctrl[0] = mt76_rr(dev, WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR); |
| + sys_ctrl[1] = mt76_rr(dev, WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR); |
| + sys_ctrl[2] = mt76_rr(dev, WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR); |
| + |
| + seq_printf(s, "HOST_DMA Configuration\n"); |
| + seq_printf(s, "%10s %10s %10s %10s %10s %10s\n", |
| + "DMA", "IntCSR", "IntMask", "Glocfg", "Tx/RxEn", "Tx/RxBusy"); |
| + seq_printf(s, "%10s %10x %10x %10x %4x/%5x %4x/%5x\n", |
| + "DMA0", sys_ctrl[0], sys_ctrl[1], sys_ctrl[2], |
| + (sys_ctrl[2] & WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_MASK) |
| + >> WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_SHFT, |
| + (sys_ctrl[2] & WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_MASK) |
| + >> WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_SHFT, |
| + (sys_ctrl[2] & WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK) |
| + >> WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT, |
| + (sys_ctrl[2] & WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK) |
| + >> WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT); |
| + |
| + if (dev->hif2) { |
| + /* HOST DMA1 information */ |
| + sys_ctrl[0] = mt76_rr(dev, WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR); |
| + sys_ctrl[1] = mt76_rr(dev, WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR); |
| + sys_ctrl[2] = mt76_rr(dev, WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR); |
| + |
| + seq_printf(s, "%10s %10x %10x %10x %4x/%5x %4x/%5x\n", |
| + "DMA0P1", sys_ctrl[0], sys_ctrl[1], sys_ctrl[2], |
| + (sys_ctrl[2] & WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_EN_MASK) |
| + >> WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_EN_SHFT, |
| + (sys_ctrl[2] & WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_EN_MASK) |
| + >> WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_EN_SHFT, |
| + (sys_ctrl[2] & WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK) |
| + >> WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT, |
| + (sys_ctrl[2] & WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK) |
| + >> WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT); |
| + } |
| + |
| + seq_printf(s, "HOST_DMA0 Ring Configuration\n"); |
| + seq_printf(s, "%20s %6s %10s %15s %10s %10s %10s\n", |
| + "Name", "Used", "Base", "Ctrl1(Cnt)", "CIDX", "DIDX", "QCnt"); |
| + dump_dma_tx_ring_info(s, dev, "T0:TXD0(H2MAC)", "STA", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T1:TXD1(H2MAC)", "STA", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T2:TXD2(H2MAC)", "STA", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T3:", "STA", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T4:", "STA", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T5:", "STA", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T6:", "STA", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T16:FWDL", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T17:Cmd(H2WM)", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T18:TXD0(H2WA)", "AP", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T19:TXD1(H2WA)", "AP", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T20:Cmd(H2WA)", "AP", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T21:TXD2(H2WA)", "AP", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T22:TXD3(H2WA)", "AP", |
| + WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_ADDR); |
| + |
| + |
| + dump_dma_rx_ring_info(s, dev, "R0:Event(WM2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R1:Event(WA2H)", "AP", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R2:TxDone0(WA2H)", "AP", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R3:TxDone1(WA2H)", "AP", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R4:Data0(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R5:Data1(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R6:BUF1(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R7:TxDone1(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R8:BUF0(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R9:TxDone0(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R10:MSDU_PG0(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R11:MSDU_PG1(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R12:MSDU_PG2(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "IND:IND_CMD(MAC2H)", "Both", |
| + WF_RRO_TOP_IND_CMD_0_CTRL0_ADDR); |
| + |
| + if (dev->hif2) { |
| + seq_printf(s, "HOST_DMA0 PCIe1 Ring Configuration\n"); |
| + seq_printf(s, "%20s %6s %10s %15s %10s %10s %10s\n", |
| + "Name", "Used", "Base", "Ctrl1(Cnt)", "CIDX", "DIDX", "QCnt"); |
| + dump_dma_tx_ring_info(s, dev, "T21:TXD2(H2WA)", "AP", |
| + WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T22:TXD?(H2WA)", "AP", |
| + WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL0_ADDR); |
| + |
| + dump_dma_rx_ring_info(s, dev, "R3:TxDone1(WA2H)", "AP", |
| + WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R5:Data1(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R6:BUF1(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R7:TxDone1(MAC2H)", "Both", |
| + WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL0_ADDR); |
| + } |
| + |
| + /* MCU DMA information */ |
| + sys_ctrl[0] = mt76_rr(dev, WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR); |
| + sys_ctrl[1] = mt76_rr(dev, WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR); |
| + sys_ctrl[2] = mt76_rr(dev, WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR); |
| + |
| + seq_printf(s, "MCU_DMA Configuration\n"); |
| + seq_printf(s, "%10s %10s %10s %10s %10s %10s\n", |
| + "DMA", "IntCSR", "IntMask", "Glocfg", "Tx/RxEn", "Tx/RxBusy"); |
| + seq_printf(s, "%10s %10x %10x %10x %4x/%5x %4x/%5x\n", |
| + "DMA0", sys_ctrl[1], sys_ctrl[2], sys_ctrl[0], |
| + (sys_ctrl[0] & WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_MASK) |
| + >> WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_SHFT, |
| + (sys_ctrl[0] & WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_MASK) |
| + >> WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_SHFT, |
| + (sys_ctrl[0] & WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK) |
| + >> WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT, |
| + (sys_ctrl[0] & WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK) |
| + >> WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT); |
| + |
| + seq_printf(s, "MCU_DMA0 Ring Configuration\n"); |
| + seq_printf(s, "%20s %6s %10s %15s %10s %10s %10s\n", |
| + "Name", "Used", "Base", "Cnt", "CIDX", "DIDX", "QCnt"); |
| + dump_dma_tx_ring_info(s, dev, "T0:Event(WM2H)", "Both", |
| + WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T1:Event(WA2H)", "AP", |
| + WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T2:TxDone0(WA2H)", "AP", |
| + WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T3:TxDone1(WA2H)", "AP", |
| + WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T4:TXD(WM2MAC)", "Both", |
| + WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T5:TXCMD(WM2MAC)", "Both", |
| + WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T6:TXD(WA2MAC)", "AP", |
| + WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R0:FWDL", "Both", |
| + WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R1:Cmd(H2WM)", "Both", |
| + WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R2:TXD0(H2WA)", "AP", |
| + WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R3:TXD1(H2WA)", "AP", |
| + WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R4:Cmd(H2WA)", "AP", |
| + WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R5:Data0(MAC2WM)", "Both", |
| + WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R6:TxDone(MAC2WM)", "Both", |
| + WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R7:SPL/RPT(MAC2WM)", "Both", |
| + WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R8:TxDone(MAC2WA)", "AP", |
| + WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R9:Data1(MAC2WM)", "Both", |
| + WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R10:TXD2(H2WA)", "AP", |
| + WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL0_ADDR); |
| + |
| + /* MEM DMA information */ |
| + sys_ctrl[0] = mt76_rr(dev, WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_ADDR); |
| + sys_ctrl[1] = mt76_rr(dev, WF_WFDMA_MEM_DMA_HOST_INT_STA_ADDR); |
| + sys_ctrl[2] = mt76_rr(dev, WF_WFDMA_MEM_DMA_HOST_INT_ENA_ADDR); |
| + |
| + seq_printf(s, "MEM_DMA Configuration\n"); |
| + seq_printf(s, "%10s %10s %10s %10s %10s %10s\n", |
| + "DMA", "IntCSR", "IntMask", "Glocfg", "Tx/RxEn", "Tx/RxBusy"); |
| + seq_printf(s, "%10s %10x %10x %10x %4x/%5x %4x/%5x\n", |
| + "MEM", sys_ctrl[1], sys_ctrl[2], sys_ctrl[0], |
| + (sys_ctrl[0] & WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_TX_DMA_EN_MASK) |
| + >> WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_TX_DMA_EN_SHFT, |
| + (sys_ctrl[0] & WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_RX_DMA_EN_MASK) |
| + >> WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_RX_DMA_EN_SHFT, |
| + (sys_ctrl[0] & WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK) |
| + >> WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT, |
| + (sys_ctrl[0] & WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK) |
| + >> WF_WFDMA_MEM_DMA_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT); |
| + |
| + seq_printf(s, "MEM_DMA Ring Configuration\n"); |
| + seq_printf(s, "%20s %6s %10s %10s %10s %10s %10s\n", |
| + "Name", "Used", "Base", "Cnt", "CIDX", "DIDX", "QCnt"); |
| + dump_dma_tx_ring_info(s, dev, "T0:CmdEvent(WM2WA)", "AP", |
| + WF_WFDMA_MEM_DMA_WPDMA_TX_RING0_CTRL0_ADDR); |
| + dump_dma_tx_ring_info(s, dev, "T1:CmdEvent(WA2WM)", "AP", |
| + WF_WFDMA_MEM_DMA_WPDMA_TX_RING1_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R0:CmdEvent(WM2WA)", "AP", |
| + WF_WFDMA_MEM_DMA_WPDMA_RX_RING0_CTRL0_ADDR); |
| + dump_dma_rx_ring_info(s, dev, "R1:CmdEvent(WA2WM)", "AP", |
| + WF_WFDMA_MEM_DMA_WPDMA_RX_RING1_CTRL0_ADDR); |
| +} |
| + |
| +static int mt7996_trinfo_read(struct seq_file *s, void *data) |
| +{ |
| + struct mt7996_dev *dev = dev_get_drvdata(s->private); |
| + mt7996_show_dma_info(s, dev); |
| + return 0; |
| +} |
| + |
| +/* MIB INFO */ |
| +static int mt7996_mibinfo_read_per_band(struct seq_file *s, int band_idx) |
| +{ |
| +#define BSS_NUM 4 |
| + struct mt7996_dev *dev = dev_get_drvdata(s->private); |
| + u8 bss_nums = BSS_NUM; |
| + u32 idx; |
| + u32 mac_val, band_offset = 0, band_offset_umib = 0; |
| + u32 msdr6, msdr9, msdr18; |
| + u32 rvsr0, rscr26, rscr35, mctr5, mctr6, msr0, msr1, msr2; |
| + u32 tbcr0, tbcr1, tbcr2, tbcr3, tbcr4; |
| + u32 btscr[7]; |
| + u32 tdrcr[5]; |
| + u32 mbtocr[16], mbtbcr[16], mbrocr[16], mbrbcr[16]; |
| + u32 btcr, btbcr, brocr, brbcr, btdcr, brdcr; |
| + u32 mu_cnt[5]; |
| + u32 ampdu_cnt[3]; |
| + u64 per; |
| + |
| + switch (band_idx) { |
| + case 0: |
| + band_offset = 0; |
| + band_offset_umib = 0; |
| + break; |
| + case 1: |
| + band_offset = BN1_WF_MIB_TOP_BASE - BN0_WF_MIB_TOP_BASE; |
| + band_offset_umib = WF_UMIB_TOP_B1BROCR_ADDR - WF_UMIB_TOP_B0BROCR_ADDR; |
| + break; |
| + case 2: |
| + band_offset = IP1_BN0_WF_MIB_TOP_BASE - BN0_WF_MIB_TOP_BASE; |
| + band_offset_umib = WF_UMIB_TOP_B2BROCR_ADDR - WF_UMIB_TOP_B0BROCR_ADDR; |
| + break; |
| + default: |
| + return true; |
| + } |
| + |
| + seq_printf(s, "Band %d MIB Status\n", band_idx); |
| + seq_printf(s, "===============================\n"); |
| + mac_val = mt76_rr(dev, BN0_WF_MIB_TOP_M0SCR0_ADDR + band_offset); |
| + seq_printf(s, "MIB Status Control=0x%x\n", mac_val); |
| + |
| + msdr6 = mt76_rr(dev, BN0_WF_MIB_TOP_M0SDR6_ADDR + band_offset); |
| + rvsr0 = mt76_rr(dev, BN0_WF_MIB_TOP_RVSR0_ADDR + band_offset); |
| + rscr35 = mt76_rr(dev, BN0_WF_MIB_TOP_RSCR35_ADDR + band_offset); |
| + msdr9 = mt76_rr(dev, BN0_WF_MIB_TOP_M0SDR9_ADDR + band_offset); |
| + rscr26 = mt76_rr(dev, BN0_WF_MIB_TOP_RSCR26_ADDR + band_offset); |
| + mctr5 = mt76_rr(dev, BN0_WF_MIB_TOP_MCTR5_ADDR + band_offset); |
| + mctr6 = mt76_rr(dev, BN0_WF_MIB_TOP_MCTR6_ADDR + band_offset); |
| + msdr18 = mt76_rr(dev, BN0_WF_MIB_TOP_M0SDR18_ADDR + band_offset); |
| + msr0 = mt76_rr(dev, BN0_WF_MIB_TOP_MSR0_ADDR + band_offset); |
| + msr1 = mt76_rr(dev, BN0_WF_MIB_TOP_MSR1_ADDR + band_offset); |
| + msr2 = mt76_rr(dev, BN0_WF_MIB_TOP_MSR2_ADDR + band_offset); |
| + ampdu_cnt[0] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR0_ADDR + band_offset); |
| + ampdu_cnt[1] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR3_ADDR + band_offset); |
| + ampdu_cnt[2] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR4_ADDR + band_offset); |
| + ampdu_cnt[1] &= BN0_WF_MIB_TOP_TSCR3_AMPDU_MPDU_COUNT_MASK; |
| + ampdu_cnt[2] &= BN0_WF_MIB_TOP_TSCR4_AMPDU_ACKED_COUNT_MASK; |
| + |
| + seq_printf(s, "===Phy/Timing Related Counters===\n"); |
| + seq_printf(s, "\tChannelIdleCnt=0x%x\n", |
| + msdr6 & BN0_WF_MIB_TOP_M0SDR6_CHANNEL_IDLE_COUNT_MASK); |
| + seq_printf(s, "\tCCA_NAV_Tx_Time=0x%x\n", |
| + msdr9 & BN0_WF_MIB_TOP_M0SDR9_CCA_NAV_TX_TIME_MASK); |
| + seq_printf(s, "\tRx_MDRDY_CNT=0x%x\n", |
| + rscr26 & BN0_WF_MIB_TOP_RSCR26_RX_MDRDY_COUNT_MASK); |
| + seq_printf(s, "\tCCK_MDRDY_TIME=0x%x, OFDM_MDRDY_TIME=0x%x", |
| + msr0 & BN0_WF_MIB_TOP_MSR0_CCK_MDRDY_TIME_MASK, |
| + msr1 & BN0_WF_MIB_TOP_MSR1_OFDM_LG_MIXED_VHT_MDRDY_TIME_MASK); |
| + seq_printf(s, ", OFDM_GREEN_MDRDY_TIME=0x%x\n", |
| + msr2 & BN0_WF_MIB_TOP_MSR2_OFDM_GREEN_MDRDY_TIME_MASK); |
| + seq_printf(s, "\tPrim CCA Time=0x%x\n", |
| + mctr5 & BN0_WF_MIB_TOP_MCTR5_P_CCA_TIME_MASK); |
| + seq_printf(s, "\tSec CCA Time=0x%x\n", |
| + mctr6 & BN0_WF_MIB_TOP_MCTR6_S_CCA_TIME_MASK); |
| + seq_printf(s, "\tPrim ED Time=0x%x\n", |
| + msdr18 & BN0_WF_MIB_TOP_M0SDR18_P_ED_TIME_MASK); |
| + |
| + seq_printf(s, "===Tx Related Counters(Generic)===\n"); |
| + mac_val = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR18_ADDR + band_offset); |
| + dev->dbg.bcn_total_cnt[band_idx] += |
| + (mac_val & BN0_WF_MIB_TOP_TSCR18_BEACONTXCOUNT_MASK); |
| + seq_printf(s, "\tBeaconTxCnt=0x%x\n", dev->dbg.bcn_total_cnt[band_idx]); |
| + dev->dbg.bcn_total_cnt[band_idx] = 0; |
| + |
| + tbcr0 = mt76_rr(dev, BN0_WF_MIB_TOP_TBCR0_ADDR + band_offset); |
| + seq_printf(s, "\tTx 20MHz Cnt=0x%x\n", |
| + tbcr0 & BN0_WF_MIB_TOP_TBCR0_TX_20MHZ_CNT_MASK); |
| + tbcr1 = mt76_rr(dev, BN0_WF_MIB_TOP_TBCR1_ADDR + band_offset); |
| + seq_printf(s, "\tTx 40MHz Cnt=0x%x\n", |
| + tbcr1 & BN0_WF_MIB_TOP_TBCR1_TX_40MHZ_CNT_MASK); |
| + tbcr2 = mt76_rr(dev, BN0_WF_MIB_TOP_TBCR2_ADDR + band_offset); |
| + seq_printf(s, "\tTx 80MHz Cnt=0x%x\n", |
| + tbcr2 & BN0_WF_MIB_TOP_TBCR2_TX_80MHZ_CNT_MASK); |
| + tbcr3 = mt76_rr(dev, BN0_WF_MIB_TOP_TBCR3_ADDR + band_offset); |
| + seq_printf(s, "\tTx 160MHz Cnt=0x%x\n", |
| + tbcr3 & BN0_WF_MIB_TOP_TBCR3_TX_160MHZ_CNT_MASK); |
| + tbcr4 = mt76_rr(dev, BN0_WF_MIB_TOP_TBCR4_ADDR + band_offset); |
| + seq_printf(s, "\tTx 320MHz Cnt=0x%x\n", |
| + tbcr4 & BN0_WF_MIB_TOP_TBCR4_TX_320MHZ_CNT_MASK); |
| + seq_printf(s, "\tAMPDU Cnt=0x%x\n", ampdu_cnt[0]); |
| + seq_printf(s, "\tAMPDU MPDU Cnt=0x%x\n", ampdu_cnt[1]); |
| + seq_printf(s, "\tAMPDU MPDU Ack Cnt=0x%x\n", ampdu_cnt[2]); |
| + per = (ampdu_cnt[2] == 0 ? |
| + 0 : 1000 * (ampdu_cnt[1] - ampdu_cnt[2]) / ampdu_cnt[1]); |
| + seq_printf(s, "\tAMPDU MPDU PER=%llu.%1llu%%\n", per / 10, per % 10); |
| + |
| + seq_printf(s, "===MU Related Counters===\n"); |
| + mu_cnt[0] = mt76_rr(dev, BN0_WF_MIB_TOP_BSCR2_ADDR + band_offset); |
| + mu_cnt[1] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR5_ADDR + band_offset); |
| + mu_cnt[2] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR6_ADDR + band_offset); |
| + mu_cnt[3] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR8_ADDR + band_offset); |
| + mu_cnt[4] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR7_ADDR + band_offset); |
| + |
| + seq_printf(s, "\tMUBF_TX_COUNT=0x%x\n", |
| + mu_cnt[0] & BN0_WF_MIB_TOP_BSCR2_MUBF_TX_COUNT_MASK); |
| + seq_printf(s, "\tMU_TX_MPDU_COUNT(Ok+Fail)=0x%x\n", mu_cnt[1]); |
| + seq_printf(s, "\tMU_TX_OK_MPDU_COUNT=0x%x\n", mu_cnt[2]); |
| + seq_printf(s, "\tMU_TO_MU_FAIL_PPDU_COUNT=0x%x\n", mu_cnt[3]); |
| + seq_printf(s, "\tSU_TX_OK_MPDU_COUNT=0x%x\n", mu_cnt[4]); |
| + |
| + seq_printf(s, "===Rx Related Counters(Generic)===\n"); |
| + seq_printf(s, "\tVector Mismacth Cnt=0x%x\n", |
| + rvsr0 & BN0_WF_MIB_TOP_RVSR0_VEC_MISS_COUNT_MASK); |
| + seq_printf(s, "\tDelimiter Fail Cnt=0x%x\n", |
| + rscr35 & BN0_WF_MIB_TOP_RSCR35_DELIMITER_FAIL_COUNT_MASK); |
| + |
| + mac_val = mt76_rr(dev, BN0_WF_MIB_TOP_RSCR1_ADDR + band_offset); |
| + seq_printf(s, "\tRxFCSErrCnt=0x%x\n", |
| + (mac_val & BN0_WF_MIB_TOP_RSCR1_RX_FCS_ERROR_COUNT_MASK)); |
| + mac_val = mt76_rr(dev, BN0_WF_MIB_TOP_RSCR33_ADDR + band_offset); |
| + seq_printf(s, "\tRxFifoFullCnt=0x%x\n", |
| + (mac_val & BN0_WF_MIB_TOP_RSCR33_RX_FIFO_FULL_COUNT_MASK)); |
| + mac_val = mt76_rr(dev, BN0_WF_MIB_TOP_RSCR36_ADDR + band_offset); |
| + seq_printf(s, "\tRxLenMismatch=0x%x\n", |
| + (mac_val & BN0_WF_MIB_TOP_RSCR36_RX_LEN_MISMATCH_MASK)); |
| + mac_val = mt76_rr(dev, BN0_WF_MIB_TOP_RSCR31_ADDR + band_offset); |
| + seq_printf(s, "\tRxMPDUCnt=0x%x\n", |
| + (mac_val & BN0_WF_MIB_TOP_RSCR31_RX_MPDU_COUNT_MASK)); |
| + mac_val = mt76_rr(dev, BN0_WF_MIB_TOP_RSCR27_ADDR + band_offset); |
| + seq_printf(s, "\tRx AMPDU Cnt=0x%x\n", mac_val); |
| + mac_val = mt76_rr(dev, BN0_WF_MIB_TOP_RSCR28_ADDR + band_offset); |
| + seq_printf(s, "\tRx Total ByteCnt=0x%x\n", mac_val); |
| + |
| + |
| + /* Per-BSS T/RX Counters */ |
| + seq_printf(s, "===Per-BSS Related Tx/Rx Counters===\n"); |
| + seq_printf(s, "BSS Idx TxCnt/DataCnt TxByteCnt RxOkCnt/DataCnt RxByteCnt\n"); |
| + for (idx = 0; idx < bss_nums; idx++) { |
| + btcr = mt76_rr(dev, BN0_WF_MIB_TOP_BTCR_ADDR + band_offset + idx * 4); |
| + btdcr = mt76_rr(dev, BN0_WF_MIB_TOP_BTDCR_ADDR + band_offset + idx * 4); |
| + btbcr = mt76_rr(dev, BN0_WF_MIB_TOP_BTBCR_ADDR + band_offset + idx * 4); |
| + |
| + brocr = mt76_rr(dev, WF_UMIB_TOP_B0BROCR_ADDR + band_offset_umib + idx * 4); |
| + brdcr = mt76_rr(dev, WF_UMIB_TOP_B0BRDCR_ADDR + band_offset_umib + idx * 4); |
| + brbcr = mt76_rr(dev, WF_UMIB_TOP_B0BRBCR_ADDR + band_offset_umib + idx * 4); |
| + |
| + seq_printf(s, "%d\t 0x%x/0x%x\t 0x%x \t 0x%x/0x%x \t 0x%x\n", |
| + idx, btcr, btdcr, btbcr, brocr, brdcr, brbcr); |
| + } |
| + |
| + seq_printf(s, "===Per-BSS Related MIB Counters===\n"); |
| + seq_printf(s, "BSS Idx RTSTx/RetryCnt BAMissCnt AckFailCnt FrmRetry1/2/3Cnt\n"); |
| + |
| + /* Per-BSS TX Status */ |
| + for (idx = 0; idx < bss_nums; idx++) { |
| + btscr[0] = mt76_rr(dev, BN0_WF_MIB_TOP_BTSCR5_ADDR + band_offset + idx * 4); |
| + btscr[1] = mt76_rr(dev, BN0_WF_MIB_TOP_BTSCR6_ADDR + band_offset + idx * 4); |
| + btscr[2] = mt76_rr(dev, BN0_WF_MIB_TOP_BTSCR0_ADDR + band_offset + idx * 4); |
| + btscr[3] = mt76_rr(dev, BN0_WF_MIB_TOP_BTSCR1_ADDR + band_offset + idx * 4); |
| + btscr[4] = mt76_rr(dev, BN0_WF_MIB_TOP_BTSCR2_ADDR + band_offset + idx * 4); |
| + btscr[5] = mt76_rr(dev, BN0_WF_MIB_TOP_BTSCR3_ADDR + band_offset + idx * 4); |
| + btscr[6] = mt76_rr(dev, BN0_WF_MIB_TOP_BTSCR4_ADDR + band_offset + idx * 4); |
| + |
| + seq_printf(s, "%d:\t0x%x/0x%x 0x%x \t 0x%x \t 0x%x/0x%x/0x%x\n", |
| + idx, (btscr[0] & BN0_WF_MIB_TOP_BTSCR5_RTSTXCOUNTn_MASK), |
| + (btscr[1] & BN0_WF_MIB_TOP_BTSCR6_RTSRETRYCOUNTn_MASK), |
| + (btscr[2] & BN0_WF_MIB_TOP_BTSCR0_BAMISSCOUNTn_MASK), |
| + (btscr[3] & BN0_WF_MIB_TOP_BTSCR1_ACKFAILCOUNTn_MASK), |
| + (btscr[4] & BN0_WF_MIB_TOP_BTSCR2_FRAMERETRYCOUNTn_MASK), |
| + (btscr[5] & BN0_WF_MIB_TOP_BTSCR3_FRAMERETRY2COUNTn_MASK), |
| + (btscr[6] & BN0_WF_MIB_TOP_BTSCR4_FRAMERETRY3COUNTn_MASK)); |
| + } |
| + |
| + /* Dummy delimiter insertion result */ |
| + seq_printf(s, "===Dummy delimiter insertion result===\n"); |
| + tdrcr[0] = mt76_rr(dev, BN0_WF_MIB_TOP_TDRCR0_ADDR + band_offset); |
| + tdrcr[1] = mt76_rr(dev, BN0_WF_MIB_TOP_TDRCR1_ADDR + band_offset); |
| + tdrcr[2] = mt76_rr(dev, BN0_WF_MIB_TOP_TDRCR2_ADDR + band_offset); |
| + tdrcr[3] = mt76_rr(dev, BN0_WF_MIB_TOP_TDRCR3_ADDR + band_offset); |
| + tdrcr[4] = mt76_rr(dev, BN0_WF_MIB_TOP_TDRCR4_ADDR + band_offset); |
| + |
| + seq_printf(s, "Range0 = %d\t Range1 = %d\t Range2 = %d\t Range3 = %d\t Range4 = %d\n", |
| + tdrcr[0], |
| + tdrcr[1], |
| + tdrcr[2], |
| + tdrcr[3], |
| + tdrcr[4]); |
| + |
| + /* Per-MBSS T/RX Counters */ |
| + seq_printf(s, "===Per-MBSS Related Tx/Rx Counters===\n"); |
| + seq_printf(s, "MBSSIdx TxOkCnt TxByteCnt RxOkCnt RxByteCnt\n"); |
| + |
| + for (idx = 0; idx < 16; idx++) { |
| + mbtocr[idx] = mt76_rr(dev, BN0_WF_MIB_TOP_BTOCR_ADDR + band_offset + (bss_nums + idx) * 4); |
| + mbtbcr[idx] = mt76_rr(dev, BN0_WF_MIB_TOP_BTBCR_ADDR + band_offset + (bss_nums + idx) * 4); |
| + |
| + mbrocr[idx] = mt76_rr(dev, WF_UMIB_TOP_B0BROCR_ADDR + band_offset_umib + (bss_nums + idx) * 4); |
| + mbrbcr[idx] = mt76_rr(dev, WF_UMIB_TOP_B0BRBCR_ADDR + band_offset_umib + (bss_nums + idx) * 4); |
| + } |
| + |
| + for (idx = 0; idx < 16; idx++) { |
| + seq_printf(s, "%d\t 0x%x\t 0x%x \t 0x%x \t 0x%x\n", |
| + idx, mbtocr[idx], mbtbcr[idx], mbrocr[idx], mbrbcr[idx]); |
| + } |
| + |
| + return 0; |
| +} |
| + |
| +static int mt7996_mibinfo_band0(struct seq_file *s, void *data) |
| +{ |
| + mt7996_mibinfo_read_per_band(s, MT_BAND0); |
| + return 0; |
| +} |
| + |
| +static int mt7996_mibinfo_band1(struct seq_file *s, void *data) |
| +{ |
| + mt7996_mibinfo_read_per_band(s, MT_BAND1); |
| + return 0; |
| +} |
| + |
| +static int mt7996_mibinfo_band2(struct seq_file *s, void *data) |
| +{ |
| + mt7996_mibinfo_read_per_band(s, MT_BAND2); |
| + return 0; |
| +} |
| + |
| +/* WTBL INFO */ |
| +static int |
| +mt7996_wtbl_read_raw(struct mt7996_dev *dev, u16 idx, |
| + enum mt7996_wtbl_type type, u16 start_dw, |
| + u16 len, void *buf) |
| +{ |
| + u32 *dest_cpy = (u32 *)buf; |
| + u32 size_dw = len; |
| + u32 src = 0; |
| + |
| + if (!buf) |
| + return 0xFF; |
| + |
| + if (type == WTBL_TYPE_LMAC) { |
| + mt76_wr(dev, MT_DBG_WTBLON_TOP_WDUCR_ADDR, |
| + FIELD_PREP(MT_DBG_WTBLON_TOP_WDUCR_GROUP, (idx >> 7))); |
| + src = LWTBL_IDX2BASE(idx, start_dw); |
| + } else if (type == WTBL_TYPE_UMAC) { |
| + mt76_wr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR, |
| + FIELD_PREP(MT_DBG_UWTBL_TOP_WDUCR_GROUP, (idx >> 7))); |
| + src = UWTBL_IDX2BASE(idx, start_dw); |
| + } else if (type == WTBL_TYPE_KEY) { |
| + mt76_wr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR, |
| + MT_DBG_UWTBL_TOP_WDUCR_TARGET | |
| + FIELD_PREP(MT_DBG_UWTBL_TOP_WDUCR_GROUP, (idx >> 7))); |
| + src = KEYTBL_IDX2BASE(idx, start_dw); |
| + } |
| + |
| + while (size_dw--) { |
| + *dest_cpy++ = mt76_rr(dev, src); |
| + src += 4; |
| + }; |
| + |
| + return 0; |
| +} |
| + |
| +#if 0 |
| +static int |
| +mt7996_wtbl_write_raw(struct mt7996_dev *dev, u16 idx, |
| + enum mt7996_wtbl_type type, u16 start_dw, |
| + u32 val) |
| +{ |
| + u32 addr = 0; |
| + |
| + if (type == WTBL_TYPE_LMAC) { |
| + mt76_wr(dev, MT_DBG_WTBLON_TOP_WDUCR_ADDR, |
| + FIELD_PREP(MT_DBG_WTBLON_TOP_WDUCR_GROUP, (idx >> 7))); |
| + addr = LWTBL_IDX2BASE(idx, start_dw); |
| + } else if (type == WTBL_TYPE_UMAC) { |
| + mt76_wr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR, |
| + FIELD_PREP(MT_DBG_UWTBL_TOP_WDUCR_GROUP, (idx >> 7))); |
| + addr = UWTBL_IDX2BASE(idx, start_dw); |
| + } else if (type == WTBL_TYPE_KEY) { |
| + mt76_wr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR, |
| + MT_DBG_UWTBL_TOP_WDUCR_TARGET | |
| + FIELD_PREP(MT_DBG_UWTBL_TOP_WDUCR_GROUP, (idx >> 7))); |
| + addr = KEYTBL_IDX2BASE(idx, start_dw); |
| + } |
| + |
| + mt76_wr(dev, addr, val); |
| + |
| + return 0; |
| +} |
| +#endif |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW0[] = { |
| + {"MUAR_IDX", WF_LWTBL_MUAR_MASK, WF_LWTBL_MUAR_SHIFT,false}, |
| + {"RCA1", WF_LWTBL_RCA1_MASK, NO_SHIFT_DEFINE, false}, |
| + {"KID", WF_LWTBL_KID_MASK, WF_LWTBL_KID_SHIFT, false}, |
| + {"RCID", WF_LWTBL_RCID_MASK, NO_SHIFT_DEFINE, false}, |
| + {"BAND", WF_LWTBL_BAND_MASK, WF_LWTBL_BAND_SHIFT,false}, |
| + {"RV", WF_LWTBL_RV_MASK, NO_SHIFT_DEFINE, false}, |
| + {"RCA2", WF_LWTBL_RCA2_MASK, NO_SHIFT_DEFINE, false}, |
| + {"WPI_FLAG", WF_LWTBL_WPI_FLAG_MASK, NO_SHIFT_DEFINE,true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw0_1(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LinkAddr: %02x:%02x:%02x:%02x:%02x:%02x(D0[B0~15], D1[B0~31])\n", |
| + lwtbl[4], lwtbl[5], lwtbl[6], lwtbl[7], lwtbl[0], lwtbl[1]); |
| + |
| + /* LMAC WTBL DW 0 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 0/1\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_PEER_INFO_DW_0*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW0[i].name) { |
| + |
| + if (WTBL_LMAC_DW0[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW0[i].name, |
| + (dw_value & WTBL_LMAC_DW0[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW0[i].name, |
| + (dw_value & WTBL_LMAC_DW0[i].mask) >> WTBL_LMAC_DW0[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse *WTBL_LMAC_DW2; |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW2_7996[] = { |
| + {"AID", WF_LWTBL_AID_MASK, WF_LWTBL_AID_SHIFT, false}, |
| + {"GID_SU", WF_LWTBL_GID_SU_MASK, NO_SHIFT_DEFINE, false}, |
| + {"SPP_EN", WF_LWTBL_SPP_EN_MASK, NO_SHIFT_DEFINE, false}, |
| + {"WPI_EVEN", WF_LWTBL_WPI_EVEN_MASK, NO_SHIFT_DEFINE, false}, |
| + {"AAD_OM", WF_LWTBL_AAD_OM_MASK, NO_SHIFT_DEFINE, false}, |
| + {"CIPHER_PGTK",WF_LWTBL_CIPHER_SUIT_PGTK_MASK, WF_LWTBL_CIPHER_SUIT_PGTK_SHIFT, true}, |
| + {"FROM_DS", WF_LWTBL_FD_MASK, NO_SHIFT_DEFINE, false}, |
| + {"TO_DS", WF_LWTBL_TD_MASK, NO_SHIFT_DEFINE, false}, |
| + {"SW", WF_LWTBL_SW_MASK, NO_SHIFT_DEFINE, false}, |
| + {"UL", WF_LWTBL_UL_MASK, NO_SHIFT_DEFINE, false}, |
| + {"TX_POWER_SAVE", WF_LWTBL_TX_PS_MASK, NO_SHIFT_DEFINE, true}, |
| + {"QOS", WF_LWTBL_QOS_MASK, NO_SHIFT_DEFINE, false}, |
| + {"HT", WF_LWTBL_HT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"VHT", WF_LWTBL_VHT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"HE", WF_LWTBL_HE_MASK, NO_SHIFT_DEFINE, false}, |
| + {"EHT", WF_LWTBL_EHT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"MESH", WF_LWTBL_MESH_MASK, NO_SHIFT_DEFINE, true}, |
| + {NULL,} |
| +}; |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW2_7992[] = { |
| + {"AID", WF_LWTBL_AID_MASK, WF_LWTBL_AID_SHIFT, false}, |
| + {"GID_SU", WF_LWTBL_GID_SU_MASK, NO_SHIFT_DEFINE, false}, |
| + {"DUAL_PTEC_EN", WF_LWTBL_DUAL_PTEC_EN_MASK, NO_SHIFT_DEFINE, false}, |
| + {"DUAL_CTS_CAP", WF_LWTBL_DUAL_CTS_CAP_MASK, NO_SHIFT_DEFINE, false}, |
| + {"CIPHER_PGTK",WF_LWTBL_CIPHER_SUIT_PGTK_MASK, WF_LWTBL_CIPHER_SUIT_PGTK_SHIFT, true}, |
| + {"FROM_DS", WF_LWTBL_FD_MASK, NO_SHIFT_DEFINE, false}, |
| + {"TO_DS", WF_LWTBL_TD_MASK, NO_SHIFT_DEFINE, false}, |
| + {"SW", WF_LWTBL_SW_MASK, NO_SHIFT_DEFINE, false}, |
| + {"UL", WF_LWTBL_UL_MASK, NO_SHIFT_DEFINE, false}, |
| + {"TX_POWER_SAVE", WF_LWTBL_TX_PS_MASK, NO_SHIFT_DEFINE, true}, |
| + {"QOS", WF_LWTBL_QOS_MASK, NO_SHIFT_DEFINE, false}, |
| + {"HT", WF_LWTBL_HT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"VHT", WF_LWTBL_VHT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"HE", WF_LWTBL_HE_MASK, NO_SHIFT_DEFINE, false}, |
| + {"EHT", WF_LWTBL_EHT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"MESH", WF_LWTBL_MESH_MASK, NO_SHIFT_DEFINE, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw2(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 2 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 2\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_TRX_CAP_DW_2*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW2[i].name) { |
| + |
| + if (WTBL_LMAC_DW2[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW2[i].name, |
| + (dw_value & WTBL_LMAC_DW2[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW2[i].name, |
| + (dw_value & WTBL_LMAC_DW2[i].mask) >> WTBL_LMAC_DW2[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW3[] = { |
| + {"WMM_Q", WF_LWTBL_WMM_Q_MASK, WF_LWTBL_WMM_Q_SHIFT, false}, |
| + {"EHT_SIG_MCS", WF_LWTBL_EHT_SIG_MCS_MASK, WF_LWTBL_EHT_SIG_MCS_SHIFT, false}, |
| + {"HDRT_MODE", WF_LWTBL_HDRT_MODE_MASK, NO_SHIFT_DEFINE, false}, |
| + {"BEAM_CHG", WF_LWTBL_BEAM_CHG_MASK, NO_SHIFT_DEFINE, false}, |
| + {"EHT_LTF_SYM_NUM", WF_LWTBL_EHT_LTF_SYM_NUM_OPT_MASK, WF_LWTBL_EHT_LTF_SYM_NUM_OPT_SHIFT, true}, |
| + {"PFMU_IDX", WF_LWTBL_PFMU_IDX_MASK, WF_LWTBL_PFMU_IDX_SHIFT, false}, |
| + {"ULPF_IDX", WF_LWTBL_ULPF_IDX_MASK, WF_LWTBL_ULPF_IDX_SHIFT, false}, |
| + {"RIBF", WF_LWTBL_RIBF_MASK, NO_SHIFT_DEFINE, false}, |
| + {"ULPF", WF_LWTBL_ULPF_MASK, NO_SHIFT_DEFINE, false}, |
| + {"BYPASS_TXSMM", WF_LWTBL_BYPASS_TXSMM_MASK, NO_SHIFT_DEFINE, true}, |
| + {"TBF_HT", WF_LWTBL_TBF_HT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"TBF_VHT", WF_LWTBL_TBF_VHT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"TBF_HE", WF_LWTBL_TBF_HE_MASK, NO_SHIFT_DEFINE, false}, |
| + {"TBF_EHT", WF_LWTBL_TBF_EHT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"IGN_FBK", WF_LWTBL_IGN_FBK_MASK, NO_SHIFT_DEFINE, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw3(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 3 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 3\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_TRX_CAP_DW_3*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW3[i].name) { |
| + |
| + if (WTBL_LMAC_DW3[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW3[i].name, |
| + (dw_value & WTBL_LMAC_DW3[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW3[i].name, |
| + (dw_value & WTBL_LMAC_DW3[i].mask) >> WTBL_LMAC_DW3[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW4[] = { |
| + {"NEGOTIATED_WINSIZE0", WF_LWTBL_NEGOTIATED_WINSIZE0_MASK, WF_LWTBL_NEGOTIATED_WINSIZE0_SHIFT, false}, |
| + {"WINSIZE1", WF_LWTBL_NEGOTIATED_WINSIZE1_MASK, WF_LWTBL_NEGOTIATED_WINSIZE1_SHIFT, false}, |
| + {"WINSIZE2", WF_LWTBL_NEGOTIATED_WINSIZE2_MASK, WF_LWTBL_NEGOTIATED_WINSIZE2_SHIFT, false}, |
| + {"WINSIZE3", WF_LWTBL_NEGOTIATED_WINSIZE3_MASK, WF_LWTBL_NEGOTIATED_WINSIZE3_SHIFT, true}, |
| + {"WINSIZE4", WF_LWTBL_NEGOTIATED_WINSIZE4_MASK, WF_LWTBL_NEGOTIATED_WINSIZE4_SHIFT, false}, |
| + {"WINSIZE5", WF_LWTBL_NEGOTIATED_WINSIZE5_MASK, WF_LWTBL_NEGOTIATED_WINSIZE5_SHIFT, false}, |
| + {"WINSIZE6", WF_LWTBL_NEGOTIATED_WINSIZE6_MASK, WF_LWTBL_NEGOTIATED_WINSIZE6_SHIFT, false}, |
| + {"WINSIZE7", WF_LWTBL_NEGOTIATED_WINSIZE7_MASK, WF_LWTBL_NEGOTIATED_WINSIZE7_SHIFT, true}, |
| + {"PE", WF_LWTBL_PE_MASK, WF_LWTBL_PE_SHIFT, false}, |
| + {"DIS_RHTR", WF_LWTBL_DIS_RHTR_MASK, NO_SHIFT_DEFINE, false}, |
| + {"LDPC_HT", WF_LWTBL_LDPC_HT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"LDPC_VHT", WF_LWTBL_LDPC_VHT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"LDPC_HE", WF_LWTBL_LDPC_HE_MASK, NO_SHIFT_DEFINE, false}, |
| + {"LDPC_EHT", WF_LWTBL_LDPC_EHT_MASK, NO_SHIFT_DEFINE, true}, |
| + {"BA_MODE", WF_LWTBL_BA_MODE_MASK, NO_SHIFT_DEFINE, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw4(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 4 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 4\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_TRX_CAP_DW_4*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW4[i].name) { |
| + if (WTBL_LMAC_DW4[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW4[i].name, |
| + (dw_value & WTBL_LMAC_DW4[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW4[i].name, |
| + (dw_value & WTBL_LMAC_DW4[i].mask) >> WTBL_LMAC_DW4[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse *WTBL_LMAC_DW5; |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW5_7996[] = { |
| + {"AF", WF_LWTBL_AF_MASK, WF_LWTBL_AF_SHIFT, false}, |
| + {"AF_HE", WF_LWTBL_AF_HE_MASK, WF_LWTBL_AF_HE_SHIFT,false}, |
| + {"RTS", WF_LWTBL_RTS_MASK, NO_SHIFT_DEFINE, false}, |
| + {"SMPS", WF_LWTBL_SMPS_MASK, NO_SHIFT_DEFINE, false}, |
| + {"DYN_BW", WF_LWTBL_DYN_BW_MASK, NO_SHIFT_DEFINE, true}, |
| + {"MMSS", WF_LWTBL_MMSS_MASK, WF_LWTBL_MMSS_SHIFT,false}, |
| + {"USR", WF_LWTBL_USR_MASK, NO_SHIFT_DEFINE, false}, |
| + {"SR_RATE", WF_LWTBL_SR_R_MASK, WF_LWTBL_SR_R_SHIFT,false}, |
| + {"SR_ABORT", WF_LWTBL_SR_ABORT_MASK, NO_SHIFT_DEFINE, true}, |
| + {"TX_POWER_OFFSET", WF_LWTBL_TX_POWER_OFFSET_MASK, WF_LWTBL_TX_POWER_OFFSET_SHIFT, false}, |
| + {"LTF_EHT", WF_LWTBL_LTF_EHT_MASK, WF_LWTBL_LTF_EHT_SHIFT, false}, |
| + {"GI_EHT", WF_LWTBL_GI_EHT_MASK, WF_LWTBL_GI_EHT_SHIFT, false}, |
| + {"DOPPL", WF_LWTBL_DOPPL_MASK, NO_SHIFT_DEFINE, false}, |
| + {"TXOP_PS_CAP", WF_LWTBL_TXOP_PS_CAP_MASK, NO_SHIFT_DEFINE, false}, |
| + {"DONOT_UPDATE_I_PSM", WF_LWTBL_DU_I_PSM_MASK, NO_SHIFT_DEFINE, true}, |
| + {"I_PSM", WF_LWTBL_I_PSM_MASK, NO_SHIFT_DEFINE, false}, |
| + {"PSM", WF_LWTBL_PSM_MASK, NO_SHIFT_DEFINE, false}, |
| + {"SKIP_TX", WF_LWTBL_SKIP_TX_MASK, NO_SHIFT_DEFINE, true}, |
| + {NULL,} |
| +}; |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW5_7992[] = { |
| + {"AF", WF_LWTBL_AF_MASK_7992, WF_LWTBL_AF_SHIFT, false}, |
| + {"RTS", WF_LWTBL_RTS_MASK, NO_SHIFT_DEFINE, false}, |
| + {"SMPS", WF_LWTBL_SMPS_MASK, NO_SHIFT_DEFINE, false}, |
| + {"DYN_BW", WF_LWTBL_DYN_BW_MASK, NO_SHIFT_DEFINE, true}, |
| + {"MMSS", WF_LWTBL_MMSS_MASK, WF_LWTBL_MMSS_SHIFT,false}, |
| + {"USR", WF_LWTBL_USR_MASK, NO_SHIFT_DEFINE, false}, |
| + {"SR_RATE", WF_LWTBL_SR_R_MASK, WF_LWTBL_SR_R_SHIFT,false}, |
| + {"SR_ABORT", WF_LWTBL_SR_ABORT_MASK, NO_SHIFT_DEFINE, true}, |
| + {"TX_POWER_OFFSET", WF_LWTBL_TX_POWER_OFFSET_MASK, WF_LWTBL_TX_POWER_OFFSET_SHIFT, false}, |
| + {"LTF_EHT", WF_LWTBL_LTF_EHT_MASK, WF_LWTBL_LTF_EHT_SHIFT, false}, |
| + {"GI_EHT", WF_LWTBL_GI_EHT_MASK, WF_LWTBL_GI_EHT_SHIFT, false}, |
| + {"DOPPL", WF_LWTBL_DOPPL_MASK, NO_SHIFT_DEFINE, false}, |
| + {"TXOP_PS_CAP", WF_LWTBL_TXOP_PS_CAP_MASK, NO_SHIFT_DEFINE, false}, |
| + {"DONOT_UPDATE_I_PSM", WF_LWTBL_DU_I_PSM_MASK, NO_SHIFT_DEFINE, true}, |
| + {"I_PSM", WF_LWTBL_I_PSM_MASK, NO_SHIFT_DEFINE, false}, |
| + {"PSM", WF_LWTBL_PSM_MASK, NO_SHIFT_DEFINE, false}, |
| + {"SKIP_TX", WF_LWTBL_SKIP_TX_MASK, NO_SHIFT_DEFINE, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw5(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 5 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 5\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_TRX_CAP_DW_5*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW5[i].name) { |
| + if (WTBL_LMAC_DW5[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW5[i].name, |
| + (dw_value & WTBL_LMAC_DW5[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW5[i].name, |
| + (dw_value & WTBL_LMAC_DW5[i].mask) >> WTBL_LMAC_DW5[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW6[] = { |
| + {"CBRN", WF_LWTBL_CBRN_MASK, WF_LWTBL_CBRN_SHIFT, false}, |
| + {"DBNSS_EN", WF_LWTBL_DBNSS_EN_MASK, NO_SHIFT_DEFINE, false}, |
| + {"BAF_EN", WF_LWTBL_BAF_EN_MASK, NO_SHIFT_DEFINE, false}, |
| + {"RDGBA", WF_LWTBL_RDGBA_MASK, NO_SHIFT_DEFINE, false}, |
| + {"RDG", WF_LWTBL_R_MASK, NO_SHIFT_DEFINE, false}, |
| + {"SPE_IDX", WF_LWTBL_SPE_IDX_MASK, WF_LWTBL_SPE_IDX_SHIFT, true}, |
| + {"G2", WF_LWTBL_G2_MASK, NO_SHIFT_DEFINE, false}, |
| + {"G4", WF_LWTBL_G4_MASK, NO_SHIFT_DEFINE, false}, |
| + {"G8", WF_LWTBL_G8_MASK, NO_SHIFT_DEFINE, false}, |
| + {"G16", WF_LWTBL_G16_MASK, NO_SHIFT_DEFINE, true}, |
| + {"G2_LTF", WF_LWTBL_G2_LTF_MASK, WF_LWTBL_G2_LTF_SHIFT, false}, |
| + {"G4_LTF", WF_LWTBL_G4_LTF_MASK, WF_LWTBL_G4_LTF_SHIFT, false}, |
| + {"G8_LTF", WF_LWTBL_G8_LTF_MASK, WF_LWTBL_G8_LTF_SHIFT, false}, |
| + {"G16_LTF", WF_LWTBL_G16_LTF_MASK, WF_LWTBL_G16_LTF_SHIFT, true}, |
| + {"G2_HE", WF_LWTBL_G2_HE_MASK, WF_LWTBL_G2_HE_SHIFT, false}, |
| + {"G4_HE", WF_LWTBL_G4_HE_MASK, WF_LWTBL_G4_HE_SHIFT, false}, |
| + {"G8_HE", WF_LWTBL_G8_HE_MASK, WF_LWTBL_G8_HE_SHIFT, false}, |
| + {"G16_HE", WF_LWTBL_G16_HE_MASK, WF_LWTBL_G16_HE_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw6(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 6 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 6\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_TRX_CAP_DW_6*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW6[i].name) { |
| + if (WTBL_LMAC_DW6[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW6[i].name, |
| + (dw_value & WTBL_LMAC_DW6[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW6[i].name, |
| + (dw_value & WTBL_LMAC_DW6[i].mask) >> WTBL_LMAC_DW6[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static void parse_fmac_lwtbl_dw7(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + int i = 0; |
| + |
| + /* LMAC WTBL DW 7 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 7\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_TRX_CAP_DW_7*4]); |
| + dw_value = *addr; |
| + |
| + for (i = 0; i < 8; i++) { |
| + seq_printf(s, "\tBA_WIN_SIZE%u:%lu\n", i, ((dw_value & BITS(i*4, i*4+3)) >> i*4)); |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW8[] = { |
| + {"RTS_FAIL_CNT_AC0", WF_LWTBL_AC0_RTS_FAIL_CNT_MASK, WF_LWTBL_AC0_RTS_FAIL_CNT_SHIFT, false}, |
| + {"AC1", WF_LWTBL_AC1_RTS_FAIL_CNT_MASK, WF_LWTBL_AC1_RTS_FAIL_CNT_SHIFT, false}, |
| + {"AC2", WF_LWTBL_AC2_RTS_FAIL_CNT_MASK, WF_LWTBL_AC2_RTS_FAIL_CNT_SHIFT, false}, |
| + {"AC3", WF_LWTBL_AC3_RTS_FAIL_CNT_MASK, WF_LWTBL_AC3_RTS_FAIL_CNT_SHIFT, true}, |
| + {"PARTIAL_AID", WF_LWTBL_PARTIAL_AID_MASK, WF_LWTBL_PARTIAL_AID_SHIFT, false}, |
| + {"CHK_PER", WF_LWTBL_CHK_PER_MASK, NO_SHIFT_DEFINE, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw8(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 8 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 8\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_TRX_CAP_DW_8*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW8[i].name) { |
| + if (WTBL_LMAC_DW8[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW8[i].name, |
| + (dw_value & WTBL_LMAC_DW8[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW8[i].name, |
| + (dw_value & WTBL_LMAC_DW8[i].mask) >> WTBL_LMAC_DW8[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse *WTBL_LMAC_DW9; |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW9_7996[] = { |
| + {"RX_AVG_MPDU_SIZE", WF_LWTBL_RX_AVG_MPDU_SIZE_MASK, WF_LWTBL_RX_AVG_MPDU_SIZE_SHIFT, false}, |
| + {"PRITX_SW_MODE", WF_LWTBL_PRITX_SW_MODE_MASK, NO_SHIFT_DEFINE, false}, |
| + {"PRITX_ERSU", WF_LWTBL_PRITX_ERSU_MASK, NO_SHIFT_DEFINE, false}, |
| + {"PRITX_PLR", WF_LWTBL_PRITX_PLR_MASK, NO_SHIFT_DEFINE, true}, |
| + {"PRITX_DCM", WF_LWTBL_PRITX_DCM_MASK, NO_SHIFT_DEFINE, false}, |
| + {"PRITX_ER106T", WF_LWTBL_PRITX_ER106T_MASK, NO_SHIFT_DEFINE, true}, |
| + /* {"FCAP(0:20 1:~40)", WTBL_FCAP_20_TO_160_MHZ, WTBL_FCAP_20_TO_160_MHZ_OFFSET}, */ |
| + {"MPDU_FAIL_CNT", WF_LWTBL_MPDU_FAIL_CNT_MASK, WF_LWTBL_MPDU_FAIL_CNT_SHIFT, false}, |
| + {"MPDU_OK_CNT", WF_LWTBL_MPDU_OK_CNT_MASK, WF_LWTBL_MPDU_OK_CNT_SHIFT, false}, |
| + {"RATE_IDX", WF_LWTBL_RATE_IDX_MASK, WF_LWTBL_RATE_IDX_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW9_7992[] = { |
| + {"RX_AVG_MPDU_SIZE", WF_LWTBL_RX_AVG_MPDU_SIZE_MASK, WF_LWTBL_RX_AVG_MPDU_SIZE_SHIFT, false}, |
| + {"PRITX_SW_MODE", WF_LWTBL_PRITX_SW_MODE_MASK_7992, NO_SHIFT_DEFINE, false}, |
| + {"PRITX_ERSU", WF_LWTBL_PRITX_ERSU_MASK_7992, NO_SHIFT_DEFINE, false}, |
| + {"PRITX_PLR", WF_LWTBL_PRITX_PLR_MASK_7992, NO_SHIFT_DEFINE, true}, |
| + {"PRITX_DCM", WF_LWTBL_PRITX_DCM_MASK, NO_SHIFT_DEFINE, false}, |
| + {"PRITX_ER106T", WF_LWTBL_PRITX_ER106T_MASK, NO_SHIFT_DEFINE, true}, |
| + /* {"FCAP(0:20 1:~40)", WTBL_FCAP_20_TO_160_MHZ, WTBL_FCAP_20_TO_160_MHZ_OFFSET}, */ |
| + {"MPDU_FAIL_CNT", WF_LWTBL_MPDU_FAIL_CNT_MASK, WF_LWTBL_MPDU_FAIL_CNT_SHIFT, false}, |
| + {"MPDU_OK_CNT", WF_LWTBL_MPDU_OK_CNT_MASK, WF_LWTBL_MPDU_OK_CNT_SHIFT, false}, |
| + {"RATE_IDX", WF_LWTBL_RATE_IDX_MASK, WF_LWTBL_RATE_IDX_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +char *fcap_name[] = {"20MHz", "20/40MHz", "20/40/80MHz", "20/40/80/160/80+80MHz", "20/40/80/160/80+80/320MHz"}; |
| + |
| +static void parse_fmac_lwtbl_dw9(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 9 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 9\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_TRX_CAP_DW_9*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW9[i].name) { |
| + if (WTBL_LMAC_DW9[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW9[i].name, |
| + (dw_value & WTBL_LMAC_DW9[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW9[i].name, |
| + (dw_value & WTBL_LMAC_DW9[i].mask) >> WTBL_LMAC_DW9[i].shift); |
| + i++; |
| + } |
| + |
| + /* FCAP parser */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "FCAP:%s\n", fcap_name[(dw_value & WF_LWTBL_FCAP_MASK) >> WF_LWTBL_FCAP_SHIFT]); |
| +} |
| + |
| +#define HW_TX_RATE_TO_MODE(_x) (((_x) & WTBL_RATE_TX_MODE_MASK) >> WTBL_RATE_TX_MODE_OFFSET) |
| +#define HW_TX_RATE_TO_MCS(_x, _mode) ((_x) & WTBL_RATE_TX_RATE_MASK >> WTBL_RATE_TX_RATE_OFFSET) |
| +#define HW_TX_RATE_TO_NSS(_x) (((_x) & WTBL_RATE_NSTS_MASK) >> WTBL_RATE_NSTS_OFFSET) |
| +#define HW_TX_RATE_TO_STBC(_x) (((_x) & WTBL_RATE_STBC_MASK) >> WTBL_RATE_STBC_OFFSET) |
| + |
| +#define MAX_TX_MODE 16 |
| +static char *HW_TX_MODE_STR[] = {"CCK", "OFDM", "HT-Mix", "HT-GF", "VHT", |
| + "N/A", "N/A", "N/A", |
| + "HE_SU", "HE_EXT_SU", "HE_TRIG", "HE_MU", |
| + "N/A", |
| + "EHT_EXT_SU", "EHT_TRIG", "EHT_MU", |
| + "N/A"}; |
| +static char *HW_TX_RATE_CCK_STR[] = {"1M", "2Mlong", "5.5Mlong", "11Mlong", "N/A", "2Mshort", "5.5Mshort", "11Mshort", "N/A"}; |
| +static char *HW_TX_RATE_OFDM_STR[] = {"6M", "9M", "12M", "18M", "24M", "36M", "48M", "54M", "N/A"}; |
| + |
| +static char *hw_rate_ofdm_str(uint16_t ofdm_idx) |
| +{ |
| + switch (ofdm_idx) { |
| + case 11: /* 6M */ |
| + return HW_TX_RATE_OFDM_STR[0]; |
| + |
| + case 15: /* 9M */ |
| + return HW_TX_RATE_OFDM_STR[1]; |
| + |
| + case 10: /* 12M */ |
| + return HW_TX_RATE_OFDM_STR[2]; |
| + |
| + case 14: /* 18M */ |
| + return HW_TX_RATE_OFDM_STR[3]; |
| + |
| + case 9: /* 24M */ |
| + return HW_TX_RATE_OFDM_STR[4]; |
| + |
| + case 13: /* 36M */ |
| + return HW_TX_RATE_OFDM_STR[5]; |
| + |
| + case 8: /* 48M */ |
| + return HW_TX_RATE_OFDM_STR[6]; |
| + |
| + case 12: /* 54M */ |
| + return HW_TX_RATE_OFDM_STR[7]; |
| + |
| + default: |
| + return HW_TX_RATE_OFDM_STR[8]; |
| + } |
| +} |
| + |
| +static char *hw_rate_str(u8 mode, uint16_t rate_idx) |
| +{ |
| + if (mode == 0) |
| + return rate_idx < 8 ? HW_TX_RATE_CCK_STR[rate_idx] : HW_TX_RATE_CCK_STR[8]; |
| + else if (mode == 1) |
| + return hw_rate_ofdm_str(rate_idx); |
| + else |
| + return "MCS"; |
| +} |
| + |
| +static void |
| +parse_rate(struct seq_file *s, uint16_t rate_idx, uint16_t txrate) |
| +{ |
| + uint16_t txmode, mcs, nss, stbc; |
| + |
| + txmode = HW_TX_RATE_TO_MODE(txrate); |
| + mcs = HW_TX_RATE_TO_MCS(txrate, txmode); |
| + nss = HW_TX_RATE_TO_NSS(txrate); |
| + stbc = HW_TX_RATE_TO_STBC(txrate); |
| + |
| + seq_printf(s, "\tRate%d(0x%x):TxMode=%d(%s), TxRate=%d(%s), Nsts=%d, STBC=%d\n", |
| + rate_idx + 1, txrate, |
| + txmode, (txmode < MAX_TX_MODE ? HW_TX_MODE_STR[txmode] : HW_TX_MODE_STR[MAX_TX_MODE]), |
| + mcs, hw_rate_str(txmode, mcs), nss, stbc); |
| +} |
| + |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW10[] = { |
| + {"RATE1", WF_LWTBL_RATE1_MASK, WF_LWTBL_RATE1_SHIFT}, |
| + {"RATE2", WF_LWTBL_RATE2_MASK, WF_LWTBL_RATE2_SHIFT}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw10(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 10 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 10\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_AUTO_RATE_1_2*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW10[i].name) { |
| + parse_rate(s, i, (dw_value & WTBL_LMAC_DW10[i].mask) >> WTBL_LMAC_DW10[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW11[] = { |
| + {"RATE3", WF_LWTBL_RATE3_MASK, WF_LWTBL_RATE3_SHIFT}, |
| + {"RATE4", WF_LWTBL_RATE4_MASK, WF_LWTBL_RATE4_SHIFT}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw11(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 11 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 11\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_AUTO_RATE_3_4*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW11[i].name) { |
| + parse_rate(s, i+2, (dw_value & WTBL_LMAC_DW11[i].mask) >> WTBL_LMAC_DW11[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW12[] = { |
| + {"RATE5", WF_LWTBL_RATE5_MASK, WF_LWTBL_RATE5_SHIFT}, |
| + {"RATE6", WF_LWTBL_RATE6_MASK, WF_LWTBL_RATE6_SHIFT}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw12(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 12 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 12\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_AUTO_RATE_5_6*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW12[i].name) { |
| + parse_rate(s, i+4, (dw_value & WTBL_LMAC_DW12[i].mask) >> WTBL_LMAC_DW12[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW13[] = { |
| + {"RATE7", WF_LWTBL_RATE7_MASK, WF_LWTBL_RATE7_SHIFT}, |
| + {"RATE8", WF_LWTBL_RATE8_MASK, WF_LWTBL_RATE8_SHIFT}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw13(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 13 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 13\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_AUTO_RATE_7_8*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW13[i].name) { |
| + parse_rate(s, i+6, (dw_value & WTBL_LMAC_DW13[i].mask) >> WTBL_LMAC_DW13[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW14_BMC[] = { |
| + {"CIPHER_IGTK", WF_LWTBL_CIPHER_SUIT_IGTK_MASK, WF_LWTBL_CIPHER_SUIT_IGTK_SHIFT, false}, |
| + {"CIPHER_BIGTK", WF_LWTBL_CIPHER_SUIT_BIGTK_MASK, WF_LWTBL_CIPHER_SUIT_BIGTK_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW14[] = { |
| + {"RATE1_TX_CNT", WF_LWTBL_RATE1_TX_CNT_MASK, WF_LWTBL_RATE1_TX_CNT_SHIFT, false}, |
| + {"RATE1_FAIL_CNT", WF_LWTBL_RATE1_FAIL_CNT_MASK, WF_LWTBL_RATE1_FAIL_CNT_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw14(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr, *muar_addr = 0; |
| + u32 dw_value, muar_dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* DUMP DW14 for BMC entry only */ |
| + muar_addr = (u32 *)&(lwtbl[WF_LWTBL_MUAR_DW*4]); |
| + muar_dw_value = *muar_addr; |
| + if (((muar_dw_value & WF_LWTBL_MUAR_MASK) >> WF_LWTBL_MUAR_SHIFT) |
| + == MUAR_INDEX_OWN_MAC_ADDR_BC_MC) { |
| + /* LMAC WTBL DW 14 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 14\n"); |
| + addr = (u32 *)&(lwtbl[WF_LWTBL_CIPHER_SUIT_IGTK_DW*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW14_BMC[i].name) { |
| + if (WTBL_LMAC_DW14_BMC[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW14_BMC[i].name, |
| + (dw_value & WTBL_LMAC_DW14_BMC[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW14_BMC[i].name, |
| + (dw_value & WTBL_LMAC_DW14_BMC[i].mask) >> WTBL_LMAC_DW14_BMC[i].shift); |
| + i++; |
| + } |
| + } else { |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 14\n"); |
| + addr = (u32 *)&(lwtbl[WF_LWTBL_CIPHER_SUIT_IGTK_DW*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW14[i].name) { |
| + if (WTBL_LMAC_DW14[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW14[i].name, |
| + (dw_value & WTBL_LMAC_DW14[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW14[i].name, |
| + (dw_value & WTBL_LMAC_DW14[i].mask) >> WTBL_LMAC_DW14[i].shift); |
| + i++; |
| + } |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW28[] = { |
| + {"RELATED_IDX0", WF_LWTBL_RELATED_IDX0_MASK, WF_LWTBL_RELATED_IDX0_SHIFT, false}, |
| + {"RELATED_BAND0", WF_LWTBL_RELATED_BAND0_MASK, WF_LWTBL_RELATED_BAND0_SHIFT, false}, |
| + {"PRI_MLD_BAND", WF_LWTBL_PRIMARY_MLD_BAND_MASK, WF_LWTBL_PRIMARY_MLD_BAND_SHIFT, true}, |
| + {"RELATED_IDX1", WF_LWTBL_RELATED_IDX1_MASK, WF_LWTBL_RELATED_IDX1_SHIFT, false}, |
| + {"RELATED_BAND1", WF_LWTBL_RELATED_BAND1_MASK, WF_LWTBL_RELATED_BAND1_SHIFT, false}, |
| + {"SEC_MLD_BAND", WF_LWTBL_SECONDARY_MLD_BAND_MASK, WF_LWTBL_SECONDARY_MLD_BAND_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw28(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 28 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 28\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_MLO_INFO_LINE_1*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW28[i].name) { |
| + if (WTBL_LMAC_DW28[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW28[i].name, |
| + (dw_value & WTBL_LMAC_DW28[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW28[i].name, |
| + (dw_value & WTBL_LMAC_DW28[i].mask) >> |
| + WTBL_LMAC_DW28[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW29[] = { |
| + {"DISPATCH_POLICY_MLD_TID0", WF_LWTBL_DISPATCH_POLICY0_MASK, WF_LWTBL_DISPATCH_POLICY0_SHIFT, false}, |
| + {"MLD_TID1", WF_LWTBL_DISPATCH_POLICY1_MASK, WF_LWTBL_DISPATCH_POLICY1_SHIFT, false}, |
| + {"MLD_TID2", WF_LWTBL_DISPATCH_POLICY2_MASK, WF_LWTBL_DISPATCH_POLICY2_SHIFT, false}, |
| + {"MLD_TID3", WF_LWTBL_DISPATCH_POLICY3_MASK, WF_LWTBL_DISPATCH_POLICY3_SHIFT, true}, |
| + {"MLD_TID4", WF_LWTBL_DISPATCH_POLICY4_MASK, WF_LWTBL_DISPATCH_POLICY4_SHIFT, false}, |
| + {"MLD_TID5", WF_LWTBL_DISPATCH_POLICY5_MASK, WF_LWTBL_DISPATCH_POLICY5_SHIFT, false}, |
| + {"MLD_TID6", WF_LWTBL_DISPATCH_POLICY6_MASK, WF_LWTBL_DISPATCH_POLICY6_SHIFT, false}, |
| + {"MLD_TID7", WF_LWTBL_DISPATCH_POLICY7_MASK, WF_LWTBL_DISPATCH_POLICY7_SHIFT, true}, |
| + {"OMLD_ID", WF_LWTBL_OWN_MLD_ID_MASK, WF_LWTBL_OWN_MLD_ID_SHIFT, false}, |
| + {"EMLSR0", WF_LWTBL_EMLSR0_MASK, NO_SHIFT_DEFINE, false}, |
| + {"EMLMR0", WF_LWTBL_EMLMR0_MASK, NO_SHIFT_DEFINE, false}, |
| + {"EMLSR1", WF_LWTBL_EMLSR1_MASK, NO_SHIFT_DEFINE, false}, |
| + {"EMLMR1", WF_LWTBL_EMLMR1_MASK, NO_SHIFT_DEFINE, true}, |
| + {"EMLSR2", WF_LWTBL_EMLSR2_MASK, NO_SHIFT_DEFINE, false}, |
| + {"EMLMR2", WF_LWTBL_EMLMR2_MASK, NO_SHIFT_DEFINE, false}, |
| + {"STR_BITMAP", WF_LWTBL_STR_BITMAP_MASK, WF_LWTBL_STR_BITMAP_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw29(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 29 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 29\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_MLO_INFO_LINE_2*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW29[i].name) { |
| + if (WTBL_LMAC_DW29[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW29[i].name, |
| + (dw_value & WTBL_LMAC_DW29[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW29[i].name, |
| + (dw_value & WTBL_LMAC_DW29[i].mask) >> |
| + WTBL_LMAC_DW29[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW30[] = { |
| + {"DISPATCH_ORDER", WF_LWTBL_DISPATCH_ORDER_MASK, WF_LWTBL_DISPATCH_ORDER_SHIFT, false}, |
| + {"DISPATCH_RATIO", WF_LWTBL_DISPATCH_RATIO_MASK, WF_LWTBL_DISPATCH_RATIO_SHIFT, false}, |
| + {"LINK_MGF", WF_LWTBL_LINK_MGF_MASK, WF_LWTBL_LINK_MGF_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw30(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 30 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 30\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_MLO_INFO_LINE_3*4]); |
| + dw_value = *addr; |
| + |
| + |
| + while (WTBL_LMAC_DW30[i].name) { |
| + if (WTBL_LMAC_DW30[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW30[i].name, |
| + (dw_value & WTBL_LMAC_DW30[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW30[i].name, |
| + (dw_value & WTBL_LMAC_DW30[i].mask) >> WTBL_LMAC_DW30[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW31[] = { |
| + {"BFTX_TB", WF_LWTBL_BFTX_TB_MASK, NO_SHIFT_DEFINE, false}, |
| + {"DROP", WF_LWTBL_DROP_MASK, NO_SHIFT_DEFINE, false}, |
| + {"CASCAD", WF_LWTBL_CASCAD_MASK, NO_SHIFT_DEFINE, false}, |
| + {"ALL_ACK", WF_LWTBL_ALL_ACK_MASK, NO_SHIFT_DEFINE, false}, |
| + {"MPDU_SIZE", WF_LWTBL_MPDU_SIZE_MASK, WF_LWTBL_MPDU_SIZE_SHIFT, false}, |
| + {"RXD_DUP_MODE", WF_LWTBL_RXD_DUP_MODE_MASK, WF_LWTBL_RXD_DUP_MODE_SHIFT, true}, |
| + {"ACK_EN", WF_LWTBL_ACK_EN_MASK, NO_SHIFT_DEFINE, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw31(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 31 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 31\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_RESP_INFO_DW_31*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW31[i].name) { |
| + if (WTBL_LMAC_DW31[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW31[i].name, |
| + (dw_value & WTBL_LMAC_DW31[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW31[i].name, |
| + (dw_value & WTBL_LMAC_DW31[i].mask) >> |
| + WTBL_LMAC_DW31[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW32[] = { |
| + {"OM_INFO", WF_LWTBL_OM_INFO_MASK, WF_LWTBL_OM_INFO_SHIFT, false}, |
| + {"OM_INFO_EHT", WF_LWTBL_OM_INFO_EHT_MASK, WF_LWTBL_OM_INFO_EHT_SHIFT, false}, |
| + {"RXD_DUP_FOR_OM_CHG", WF_LWTBL_RXD_DUP_FOR_OM_CHG_MASK, NO_SHIFT_DEFINE, false}, |
| + {"RXD_DUP_WHITE_LIST", WF_LWTBL_RXD_DUP_WHITE_LIST_MASK, WF_LWTBL_RXD_DUP_WHITE_LIST_SHIFT, false}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw32(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 32 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 32\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_RX_DUP_INFO_DW_32*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW32[i].name) { |
| + if (WTBL_LMAC_DW32[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW32[i].name, |
| + (dw_value & WTBL_LMAC_DW32[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW32[i].name, |
| + (dw_value & WTBL_LMAC_DW32[i].mask) >> |
| + WTBL_LMAC_DW32[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW33[] = { |
| + {"USER_RSSI", WF_LWTBL_USER_RSSI_MASK, WF_LWTBL_USER_RSSI_SHIFT, false}, |
| + {"USER_SNR", WF_LWTBL_USER_SNR_MASK, WF_LWTBL_USER_SNR_SHIFT, false}, |
| + {"RAPID_REACTION_RATE", WF_LWTBL_RAPID_REACTION_RATE_MASK, WF_LWTBL_RAPID_REACTION_RATE_SHIFT, true}, |
| + {"HT_AMSDU(Read Only)", WF_LWTBL_HT_AMSDU_MASK, NO_SHIFT_DEFINE, false}, |
| + {"AMSDU_CROSS_LG(Read Only)", WF_LWTBL_AMSDU_CROSS_LG_MASK, NO_SHIFT_DEFINE, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw33(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 33 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 33\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_RX_STAT_CNT_LINE_1*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_LMAC_DW33[i].name) { |
| + if (WTBL_LMAC_DW33[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW33[i].name, |
| + (dw_value & WTBL_LMAC_DW33[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW33[i].name, |
| + (dw_value & WTBL_LMAC_DW33[i].mask) >> |
| + WTBL_LMAC_DW33[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW34[] = { |
| + {"RESP_RCPI0", WF_LWTBL_RESP_RCPI0_MASK, WF_LWTBL_RESP_RCPI0_SHIFT, false}, |
| + {"RCPI1", WF_LWTBL_RESP_RCPI1_MASK, WF_LWTBL_RESP_RCPI1_SHIFT, false}, |
| + {"RCPI2", WF_LWTBL_RESP_RCPI2_MASK, WF_LWTBL_RESP_RCPI2_SHIFT, false}, |
| + {"RCPI3", WF_LWTBL_RESP_RCPI3_MASK, WF_LWTBL_RESP_RCPI3_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw34(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 34 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 34\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_RX_STAT_CNT_LINE_2*4]); |
| + dw_value = *addr; |
| + |
| + |
| + while (WTBL_LMAC_DW34[i].name) { |
| + if (WTBL_LMAC_DW34[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW34[i].name, |
| + (dw_value & WTBL_LMAC_DW34[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW34[i].name, |
| + (dw_value & WTBL_LMAC_DW34[i].mask) >> |
| + WTBL_LMAC_DW34[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_LMAC_DW35[] = { |
| + {"SNR 0", WF_LWTBL_SNR_RX0_MASK, WF_LWTBL_SNR_RX0_SHIFT, false}, |
| + {"SNR 1", WF_LWTBL_SNR_RX1_MASK, WF_LWTBL_SNR_RX1_SHIFT, false}, |
| + {"SNR 2", WF_LWTBL_SNR_RX2_MASK, WF_LWTBL_SNR_RX2_SHIFT, false}, |
| + {"SNR 3", WF_LWTBL_SNR_RX3_MASK, WF_LWTBL_SNR_RX3_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_lwtbl_dw35(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + /* LMAC WTBL DW 35 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "LWTBL DW 35\n"); |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_RX_STAT_CNT_LINE_3*4]); |
| + dw_value = *addr; |
| + |
| + |
| + while (WTBL_LMAC_DW35[i].name) { |
| + if (WTBL_LMAC_DW35[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_LMAC_DW35[i].name, |
| + (dw_value & WTBL_LMAC_DW35[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_LMAC_DW35[i].name, |
| + (dw_value & WTBL_LMAC_DW35[i].mask) >> |
| + WTBL_LMAC_DW35[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static void parse_fmac_lwtbl_rx_stats(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + parse_fmac_lwtbl_dw33(s, lwtbl); |
| + parse_fmac_lwtbl_dw34(s, lwtbl); |
| + parse_fmac_lwtbl_dw35(s, lwtbl); |
| +} |
| + |
| +static void parse_fmac_lwtbl_mlo_info(struct seq_file *s, u8 *lwtbl) |
| +{ |
| + parse_fmac_lwtbl_dw28(s, lwtbl); |
| + parse_fmac_lwtbl_dw29(s, lwtbl); |
| + parse_fmac_lwtbl_dw30(s, lwtbl); |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_UMAC_DW9[] = { |
| + {"RELATED_IDX0", WF_UWTBL_RELATED_IDX0_MASK, WF_UWTBL_RELATED_IDX0_SHIFT, false}, |
| + {"RELATED_BAND0", WF_UWTBL_RELATED_BAND0_MASK, WF_UWTBL_RELATED_BAND0_SHIFT, false}, |
| + {"PRI_MLD_BAND", WF_UWTBL_PRIMARY_MLD_BAND_MASK, WF_UWTBL_PRIMARY_MLD_BAND_SHIFT, true}, |
| + {"RELATED_IDX1", WF_UWTBL_RELATED_IDX1_MASK, WF_UWTBL_RELATED_IDX1_SHIFT, false}, |
| + {"RELATED_BAND1", WF_UWTBL_RELATED_BAND1_MASK, WF_UWTBL_RELATED_BAND1_SHIFT, false}, |
| + {"SEC_MLD_BAND", WF_UWTBL_SECONDARY_MLD_BAND_MASK, WF_UWTBL_SECONDARY_MLD_BAND_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_uwtbl_mlo_info(struct seq_file *s, u8 *uwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "MldAddr: %02x:%02x:%02x:%02x:%02x:%02x(D0[B0~15], D1[B0~31])\n", |
| + uwtbl[4], uwtbl[5], uwtbl[6], uwtbl[7], uwtbl[0], uwtbl[1]); |
| + |
| + /* UMAC WTBL DW 0 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "UWTBL DW 0\n"); |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_OWN_MLD_ID_DW*4]); |
| + dw_value = *addr; |
| + |
| + seq_printf(s, "\t%s:%u\n", "OMLD_ID", |
| + (dw_value & WF_UWTBL_OWN_MLD_ID_MASK) >> WF_UWTBL_OWN_MLD_ID_SHIFT); |
| + |
| + /* UMAC WTBL DW 9 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "UWTBL DW 9\n"); |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_RELATED_IDX0_DW*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_UMAC_DW9[i].name) { |
| + |
| + if (WTBL_UMAC_DW9[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_UMAC_DW9[i].name, |
| + (dw_value & WTBL_UMAC_DW9[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_UMAC_DW9[i].name, |
| + (dw_value & WTBL_UMAC_DW9[i].mask) >> |
| + WTBL_UMAC_DW9[i].shift); |
| + i++; |
| + } |
| +} |
| + |
| +static bool |
| +is_wtbl_bigtk_exist(u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + |
| + addr = (u32 *)&(lwtbl[WF_LWTBL_MUAR_DW*4]); |
| + dw_value = *addr; |
| + if (((dw_value & WF_LWTBL_MUAR_MASK) >> WF_LWTBL_MUAR_SHIFT) == |
| + MUAR_INDEX_OWN_MAC_ADDR_BC_MC) { |
| + addr = (u32 *)&(lwtbl[WF_LWTBL_CIPHER_SUIT_BIGTK_DW*4]); |
| + dw_value = *addr; |
| + if (((dw_value & WF_LWTBL_CIPHER_SUIT_BIGTK_MASK) >> |
| + WF_LWTBL_CIPHER_SUIT_BIGTK_SHIFT) != IGTK_CIPHER_SUIT_NONE) |
| + return true; |
| + } |
| + |
| + return false; |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_UMAC_DW2[] = { |
| + {"PN0", WTBL_PN0_MASK, WTBL_PN0_OFFSET, false}, |
| + {"PN1", WTBL_PN1_MASK, WTBL_PN1_OFFSET, false}, |
| + {"PN2", WTBL_PN2_MASK, WTBL_PN2_OFFSET, true}, |
| + {"PN3", WTBL_PN3_MASK, WTBL_PN3_OFFSET, false}, |
| + {NULL,} |
| +}; |
| + |
| +static const struct berse_wtbl_parse WTBL_UMAC_DW3[] = { |
| + {"PN4", WTBL_PN4_MASK, WTBL_PN4_OFFSET, false}, |
| + {"PN5", WTBL_PN5_MASK, WTBL_PN5_OFFSET, true}, |
| + {"COM_SN", WF_UWTBL_COM_SN_MASK, WF_UWTBL_COM_SN_SHIFT, true}, |
| + {NULL,} |
| +}; |
| + |
| +static const struct berse_wtbl_parse WTBL_UMAC_DW4_BIPN[] = { |
| + {"BIPN0", WTBL_BIPN0_MASK, WTBL_BIPN0_OFFSET, false}, |
| + {"BIPN1", WTBL_BIPN1_MASK, WTBL_BIPN1_OFFSET, false}, |
| + {"BIPN2", WTBL_BIPN2_MASK, WTBL_BIPN2_OFFSET, true}, |
| + {"BIPN3", WTBL_BIPN3_MASK, WTBL_BIPN3_OFFSET, false}, |
| + {NULL,} |
| +}; |
| + |
| +static const struct berse_wtbl_parse WTBL_UMAC_DW5_BIPN[] = { |
| + {"BIPN4", WTBL_BIPN4_MASK, WTBL_BIPN4_OFFSET, false}, |
| + {"BIPN5", WTBL_BIPN5_MASK, WTBL_BIPN5_OFFSET, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_uwtbl_pn(struct seq_file *s, u8 *uwtbl, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u16 i = 0; |
| + |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "UWTBL PN\n"); |
| + |
| + /* UMAC WTBL DW 2/3 */ |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_PN_31_0__DW*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_UMAC_DW2[i].name) { |
| + seq_printf(s, "\t%s:%u\n", WTBL_UMAC_DW2[i].name, |
| + (dw_value & WTBL_UMAC_DW2[i].mask) >> |
| + WTBL_UMAC_DW2[i].shift); |
| + i++; |
| + } |
| + |
| + i = 0; |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_PN_47_32__DW*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_UMAC_DW3[i].name) { |
| + seq_printf(s, "\t%s:%u\n", WTBL_UMAC_DW3[i].name, |
| + (dw_value & WTBL_UMAC_DW3[i].mask) >> |
| + WTBL_UMAC_DW3[i].shift); |
| + i++; |
| + } |
| + |
| + |
| + /* UMAC WTBL DW 4/5 for BIGTK */ |
| + if (is_wtbl_bigtk_exist(lwtbl) == true) { |
| + i = 0; |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_RX_BIPN_31_0__DW*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_UMAC_DW4_BIPN[i].name) { |
| + seq_printf(s, "\t%s:%u\n", WTBL_UMAC_DW4_BIPN[i].name, |
| + (dw_value & WTBL_UMAC_DW4_BIPN[i].mask) >> |
| + WTBL_UMAC_DW4_BIPN[i].shift); |
| + i++; |
| + } |
| + |
| + i = 0; |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_RX_BIPN_47_32__DW*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_UMAC_DW5_BIPN[i].name) { |
| + seq_printf(s, "\t%s:%u\n", WTBL_UMAC_DW5_BIPN[i].name, |
| + (dw_value & WTBL_UMAC_DW5_BIPN[i].mask) >> |
| + WTBL_UMAC_DW5_BIPN[i].shift); |
| + i++; |
| + } |
| + } |
| +} |
| + |
| +static void parse_fmac_uwtbl_sn(struct seq_file *s, u8 *uwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 u2SN = 0; |
| + |
| + /* UMAC WTBL DW SN part */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "UWTBL SN\n"); |
| + |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_TID0_SN_DW*4]); |
| + u2SN = ((*addr) & WF_UWTBL_TID0_SN_MASK) >> WF_UWTBL_TID0_SN_SHIFT; |
| + seq_printf(s, "\t%s:%u\n", "TID0_AC0_SN", u2SN); |
| + |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_TID1_SN_DW*4]); |
| + u2SN = ((*addr) & WF_UWTBL_TID1_SN_MASK) >> WF_UWTBL_TID1_SN_SHIFT; |
| + seq_printf(s, "\t%s:%u\n", "TID1_AC1_SN", u2SN); |
| + |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_TID2_SN_7_0__DW*4]); |
| + u2SN = ((*addr) & WF_UWTBL_TID2_SN_7_0__MASK) >> |
| + WF_UWTBL_TID2_SN_7_0__SHIFT; |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_TID2_SN_11_8__DW*4]); |
| + u2SN |= (((*addr) & WF_UWTBL_TID2_SN_11_8__MASK) >> |
| + WF_UWTBL_TID2_SN_11_8__SHIFT) << 8; |
| + seq_printf(s, "\t%s:%u\n", "TID2_AC2_SN", u2SN); |
| + |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_TID3_SN_DW*4]); |
| + u2SN = ((*addr) & WF_UWTBL_TID3_SN_MASK) >> WF_UWTBL_TID3_SN_SHIFT; |
| + seq_printf(s, "\t%s:%u\n", "TID3_AC3_SN", u2SN); |
| + |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_TID4_SN_DW*4]); |
| + u2SN = ((*addr) & WF_UWTBL_TID4_SN_MASK) >> WF_UWTBL_TID4_SN_SHIFT; |
| + seq_printf(s, "\t%s:%u\n", "TID4_SN", u2SN); |
| + |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_TID5_SN_3_0__DW*4]); |
| + u2SN = ((*addr) & WF_UWTBL_TID5_SN_3_0__MASK) >> |
| + WF_UWTBL_TID5_SN_3_0__SHIFT; |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_TID5_SN_11_4__DW*4]); |
| + u2SN |= (((*addr) & WF_UWTBL_TID5_SN_11_4__MASK) >> |
| + WF_UWTBL_TID5_SN_11_4__SHIFT) << 4; |
| + seq_printf(s, "\t%s:%u\n", "TID5_SN", u2SN); |
| + |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_TID6_SN_DW*4]); |
| + u2SN = ((*addr) & WF_UWTBL_TID6_SN_MASK) >> WF_UWTBL_TID6_SN_SHIFT; |
| + seq_printf(s, "\t%s:%u\n", "TID6_SN", u2SN); |
| + |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_TID7_SN_DW*4]); |
| + u2SN = ((*addr) & WF_UWTBL_TID7_SN_MASK) >> WF_UWTBL_TID7_SN_SHIFT; |
| + seq_printf(s, "\t%s:%u\n", "TID7_SN", u2SN); |
| + |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_COM_SN_DW*4]); |
| + u2SN = ((*addr) & WF_UWTBL_COM_SN_MASK) >> WF_UWTBL_COM_SN_SHIFT; |
| + seq_printf(s, "\t%s:%u\n", "COM_SN", u2SN); |
| +} |
| + |
| +static void dump_key_table( |
| + struct seq_file *s, |
| + uint16_t keyloc0, |
| + uint16_t keyloc1, |
| + uint16_t keyloc2 |
| +) |
| +{ |
| +#define ONE_KEY_ENTRY_LEN_IN_DW 8 |
| + struct mt7996_dev *dev = dev_get_drvdata(s->private); |
| + u8 keytbl[ONE_KEY_ENTRY_LEN_IN_DW*4] = {0}; |
| + uint16_t x; |
| + |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "\t%s:%d\n", "keyloc0", keyloc0); |
| + if (keyloc0 != INVALID_KEY_ENTRY) { |
| + |
| + /* Don't swap below two lines, halWtblReadRaw will |
| + * write new value WF_WTBLON_TOP_WDUCR_ADDR |
| + */ |
| + mt7996_wtbl_read_raw(dev, keyloc0, |
| + WTBL_TYPE_KEY, 0, ONE_KEY_ENTRY_LEN_IN_DW, keytbl); |
| + seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n", |
| + MT_DBG_UWTBL_TOP_WDUCR_ADDR, |
| + mt76_rr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR), |
| + KEYTBL_IDX2BASE(keyloc0, 0)); |
| + for (x = 0; x < ONE_KEY_ENTRY_LEN_IN_DW; x++) { |
| + seq_printf(s, "\t\tDW%02d: %02x %02x %02x %02x\n", |
| + x, |
| + keytbl[x * 4 + 3], |
| + keytbl[x * 4 + 2], |
| + keytbl[x * 4 + 1], |
| + keytbl[x * 4]); |
| + } |
| + } |
| + |
| + seq_printf(s, "\t%s:%d\n", "keyloc1", keyloc1); |
| + if (keyloc1 != INVALID_KEY_ENTRY) { |
| + /* Don't swap below two lines, halWtblReadRaw will |
| + * write new value WF_WTBLON_TOP_WDUCR_ADDR |
| + */ |
| + mt7996_wtbl_read_raw(dev, keyloc1, |
| + WTBL_TYPE_KEY, 0, ONE_KEY_ENTRY_LEN_IN_DW, keytbl); |
| + seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n", |
| + MT_DBG_UWTBL_TOP_WDUCR_ADDR, |
| + mt76_rr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR), |
| + KEYTBL_IDX2BASE(keyloc1, 0)); |
| + for (x = 0; x < ONE_KEY_ENTRY_LEN_IN_DW; x++) { |
| + seq_printf(s, "\t\tDW%02d: %02x %02x %02x %02x\n", |
| + x, |
| + keytbl[x * 4 + 3], |
| + keytbl[x * 4 + 2], |
| + keytbl[x * 4 + 1], |
| + keytbl[x * 4]); |
| + } |
| + } |
| + |
| + seq_printf(s, "\t%s:%d\n", "keyloc2", keyloc2); |
| + if (keyloc2 != INVALID_KEY_ENTRY) { |
| + /* Don't swap below two lines, halWtblReadRaw will |
| + * write new value WF_WTBLON_TOP_WDUCR_ADDR |
| + */ |
| + mt7996_wtbl_read_raw(dev, keyloc2, |
| + WTBL_TYPE_KEY, 0, ONE_KEY_ENTRY_LEN_IN_DW, keytbl); |
| + seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n", |
| + MT_DBG_UWTBL_TOP_WDUCR_ADDR, |
| + mt76_rr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR), |
| + KEYTBL_IDX2BASE(keyloc2, 0)); |
| + for (x = 0; x < ONE_KEY_ENTRY_LEN_IN_DW; x++) { |
| + seq_printf(s, "\t\tDW%02d: %02x %02x %02x %02x\n", |
| + x, |
| + keytbl[x * 4 + 3], |
| + keytbl[x * 4 + 2], |
| + keytbl[x * 4 + 1], |
| + keytbl[x * 4]); |
| + } |
| + } |
| +} |
| + |
| +static void parse_fmac_uwtbl_key_info(struct seq_file *s, u8 *uwtbl, u8 *lwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + uint16_t keyloc0 = INVALID_KEY_ENTRY; |
| + uint16_t keyloc1 = INVALID_KEY_ENTRY; |
| + uint16_t keyloc2 = INVALID_KEY_ENTRY; |
| + |
| + /* UMAC WTBL DW 7 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "UWTBL key info\n"); |
| + |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_KEY_LOC0_DW*4]); |
| + dw_value = *addr; |
| + keyloc0 = (dw_value & WF_UWTBL_KEY_LOC0_MASK) >> WF_UWTBL_KEY_LOC0_SHIFT; |
| + keyloc1 = (dw_value & WF_UWTBL_KEY_LOC1_MASK) >> WF_UWTBL_KEY_LOC1_SHIFT; |
| + |
| + seq_printf(s, "\t%s:%u/%u\n", "Key Loc 0/1", keyloc0, keyloc1); |
| + |
| + /* UMAC WTBL DW 6 for BIGTK */ |
| + if (is_wtbl_bigtk_exist(lwtbl) == true) { |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_KEY_LOC2_DW*4]); |
| + dw_value = *addr; |
| + keyloc2 = (dw_value & WF_UWTBL_KEY_LOC2_MASK) >> |
| + WF_UWTBL_KEY_LOC2_SHIFT; |
| + seq_printf(s, "\t%s:%u\n", "Key Loc 2", keyloc2); |
| + } |
| + |
| + /* Parse KEY link */ |
| + dump_key_table(s, keyloc0, keyloc1, keyloc2); |
| +} |
| + |
| +static const struct berse_wtbl_parse WTBL_UMAC_DW8[] = { |
| + {"UWTBL_WMM_Q", WF_UWTBL_WMM_Q_MASK, WF_UWTBL_WMM_Q_SHIFT, false}, |
| + {"UWTBL_QOS", WF_UWTBL_QOS_MASK, NO_SHIFT_DEFINE, false}, |
| + {"UWTBL_HT_VHT_HE", WF_UWTBL_HT_MASK, NO_SHIFT_DEFINE, false}, |
| + {"UWTBL_HDRT_MODE", WF_UWTBL_HDRT_MODE_MASK, NO_SHIFT_DEFINE, true}, |
| + {NULL,} |
| +}; |
| + |
| +static void parse_fmac_uwtbl_msdu_info(struct seq_file *s, u8 *uwtbl) |
| +{ |
| + u32 *addr = 0; |
| + u32 dw_value = 0; |
| + u32 amsdu_len = 0; |
| + u16 i = 0; |
| + |
| + /* UMAC WTBL DW 8 */ |
| + seq_printf(s, "\t\n"); |
| + seq_printf(s, "UWTBL DW8\n"); |
| + |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_AMSDU_CFG_DW*4]); |
| + dw_value = *addr; |
| + |
| + while (WTBL_UMAC_DW8[i].name) { |
| + |
| + if (WTBL_UMAC_DW8[i].shift == NO_SHIFT_DEFINE) |
| + seq_printf(s, "\t%s:%d\n", WTBL_UMAC_DW8[i].name, |
| + (dw_value & WTBL_UMAC_DW8[i].mask) ? 1 : 0); |
| + else |
| + seq_printf(s, "\t%s:%u\n", WTBL_UMAC_DW8[i].name, |
| + (dw_value & WTBL_UMAC_DW8[i].mask) >> |
| + WTBL_UMAC_DW8[i].shift); |
| + i++; |
| + } |
| + |
| + /* UMAC WTBL DW 8 - SEC_ADDR_MODE */ |
| + addr = (u32 *)&(uwtbl[WF_UWTBL_SEC_ADDR_MODE_DW*4]); |
| + dw_value = *addr; |
| + seq_printf(s, "\t%s:%lu\n", "SEC_ADDR_MODE", |
| + (dw_value & WTBL_SEC_ADDR_MODE_MASK) >> WTBL_SEC_ADDR_MODE_OFFSET); |
| + |
| + /* UMAC WTBL DW 8 - AMSDU_CFG */ |
| + seq_printf(s, "\t%s:%d\n", "HW AMSDU Enable", |
| + (dw_value & WTBL_AMSDU_EN_MASK) ? 1 : 0); |
| + |
| + amsdu_len = (dw_value & WTBL_AMSDU_LEN_MASK) >> WTBL_AMSDU_LEN_OFFSET; |
| + if (amsdu_len == 0) |
| + seq_printf(s, "\t%s:invalid (WTBL value=0x%x)\n", "HW AMSDU Len", |
| + amsdu_len); |
| + else if (amsdu_len == 1) |
| + seq_printf(s, "\t%s:%d~%d (WTBL value=0x%x)\n", "HW AMSDU Len", |
| + 1, |
| + 255, |
| + amsdu_len); |
| + else if (amsdu_len == 2) |
| + seq_printf(s, "\t%s:%d~%d (WTBL value=0x%x)\n", "HW AMSDU Len", |
| + 256, |
| + 511, |
| + amsdu_len); |
| + else if (amsdu_len == 3) |
| + seq_printf(s, "\t%s:%d~%d (WTBL value=0x%x)\n", "HW AMSDU Len", |
| + 512, |
| + 767, |
| + amsdu_len); |
| + else |
| + seq_printf(s, "\t%s:%d~%d (WTBL value=0x%x)\n", "HW AMSDU Len", |
| + 256 * (amsdu_len - 1), |
| + 256 * (amsdu_len - 1) + 255, |
| + amsdu_len); |
| + |
| + seq_printf(s, "\t%s:%lu (WTBL value=0x%lx)\n", "HW AMSDU Num", |
| + ((dw_value & WTBL_AMSDU_NUM_MASK) >> WTBL_AMSDU_NUM_OFFSET) + 1, |
| + (dw_value & WTBL_AMSDU_NUM_MASK) >> WTBL_AMSDU_NUM_OFFSET); |
| +} |
| + |
| +static int mt7996_wtbl_read(struct seq_file *s, void *data) |
| +{ |
| + struct mt7996_dev *dev = dev_get_drvdata(s->private); |
| + u8 lwtbl[LWTBL_LEN_IN_DW * 4] = {0}; |
| + u8 uwtbl[UWTBL_LEN_IN_DW * 4] = {0}; |
| + int x; |
| + |
| + mt7996_wtbl_read_raw(dev, dev->wlan_idx, WTBL_TYPE_LMAC, 0, |
| + LWTBL_LEN_IN_DW, lwtbl); |
| + seq_printf(s, "Dump WTBL info of WLAN_IDX:%d\n", dev->wlan_idx); |
| + seq_printf(s, "LMAC WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n", |
| + MT_DBG_WTBLON_TOP_WDUCR_ADDR, |
| + mt76_rr(dev, MT_DBG_WTBLON_TOP_WDUCR_ADDR), |
| + LWTBL_IDX2BASE(dev->wlan_idx, 0)); |
| + for (x = 0; x < LWTBL_LEN_IN_DW; x++) { |
| + seq_printf(s, "DW%02d: %02x %02x %02x %02x\n", |
| + x, |
| + lwtbl[x * 4 + 3], |
| + lwtbl[x * 4 + 2], |
| + lwtbl[x * 4 + 1], |
| + lwtbl[x * 4]); |
| + } |
| + |
| + /* Parse LWTBL */ |
| + parse_fmac_lwtbl_dw0_1(s, lwtbl); |
| + parse_fmac_lwtbl_dw2(s, lwtbl); |
| + parse_fmac_lwtbl_dw3(s, lwtbl); |
| + parse_fmac_lwtbl_dw4(s, lwtbl); |
| + parse_fmac_lwtbl_dw5(s, lwtbl); |
| + parse_fmac_lwtbl_dw6(s, lwtbl); |
| + parse_fmac_lwtbl_dw7(s, lwtbl); |
| + parse_fmac_lwtbl_dw8(s, lwtbl); |
| + parse_fmac_lwtbl_dw9(s, lwtbl); |
| + parse_fmac_lwtbl_dw10(s, lwtbl); |
| + parse_fmac_lwtbl_dw11(s, lwtbl); |
| + parse_fmac_lwtbl_dw12(s, lwtbl); |
| + parse_fmac_lwtbl_dw13(s, lwtbl); |
| + parse_fmac_lwtbl_dw14(s, lwtbl); |
| + parse_fmac_lwtbl_mlo_info(s, lwtbl); |
| + parse_fmac_lwtbl_dw31(s, lwtbl); |
| + parse_fmac_lwtbl_dw32(s, lwtbl); |
| + parse_fmac_lwtbl_rx_stats(s, lwtbl); |
| + |
| + mt7996_wtbl_read_raw(dev, dev->wlan_idx, WTBL_TYPE_UMAC, 0, |
| + UWTBL_LEN_IN_DW, uwtbl); |
| + seq_printf(s, "Dump WTBL info of WLAN_IDX:%d\n", dev->wlan_idx); |
| + seq_printf(s, "UMAC WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n", |
| + MT_DBG_UWTBL_TOP_WDUCR_ADDR, |
| + mt76_rr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR), |
| + UWTBL_IDX2BASE(dev->wlan_idx, 0)); |
| + for (x = 0; x < UWTBL_LEN_IN_DW; x++) { |
| + seq_printf(s, "DW%02d: %02x %02x %02x %02x\n", |
| + x, |
| + uwtbl[x * 4 + 3], |
| + uwtbl[x * 4 + 2], |
| + uwtbl[x * 4 + 1], |
| + uwtbl[x * 4]); |
| + } |
| + |
| + /* Parse UWTBL */ |
| + parse_fmac_uwtbl_mlo_info(s, uwtbl); |
| + parse_fmac_uwtbl_pn(s, uwtbl, lwtbl); |
| + parse_fmac_uwtbl_sn(s, uwtbl); |
| + parse_fmac_uwtbl_key_info(s, uwtbl, lwtbl); |
| + parse_fmac_uwtbl_msdu_info(s, uwtbl); |
| + |
| + return 0; |
| +} |
| + |
| +static int mt7996_sta_info(struct seq_file *s, void *data) |
| +{ |
| + struct mt7996_dev *dev = dev_get_drvdata(s->private); |
| + u8 lwtbl[LWTBL_LEN_IN_DW*4] = {0}; |
| + u16 i = 0; |
| + |
| + for (i=0; i < mt7996_wtbl_size(dev); i++) { |
| + mt7996_wtbl_read_raw(dev, i, WTBL_TYPE_LMAC, 0, |
| + LWTBL_LEN_IN_DW, lwtbl); |
| + |
| + if (lwtbl[4] || lwtbl[5] || lwtbl[6] || lwtbl[7] || lwtbl[0] || lwtbl[1]) { |
| + u32 *addr, dw_value; |
| + |
| + seq_printf(s, "wcid:%d\tAddr: %02x:%02x:%02x:%02x:%02x:%02x", |
| + i, lwtbl[4], lwtbl[5], lwtbl[6], lwtbl[7], lwtbl[0], lwtbl[1]); |
| + |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_TRX_CAP_DW_2*4]); |
| + dw_value = *addr; |
| + seq_printf(s, "\t%s:%u", WTBL_LMAC_DW2[0].name, |
| + (dw_value & WTBL_LMAC_DW2[0].mask) >> WTBL_LMAC_DW2[0].shift); |
| + |
| + addr = (u32 *)&(lwtbl[WTBL_GROUP_TRX_CAP_DW_5*4]); |
| + dw_value = *addr; |
| + seq_printf(s, "\tPSM:%u\n", !!(dw_value & WF_LWTBL_PSM_MASK)); |
| + } |
| + } |
| + |
| + return 0; |
| +} |
| + |
| +static int mt7996_token_read(struct seq_file *s, void *data) |
| +{ |
| + struct mt7996_dev *dev = dev_get_drvdata(s->private); |
| + int msdu_id; |
| + struct mt76_txwi_cache *txwi; |
| + |
| + seq_printf(s, "Token from host:\n"); |
| + spin_lock_bh(&dev->mt76.token_lock); |
| + idr_for_each_entry(&dev->mt76.token, txwi, msdu_id) { |
| + seq_printf(s, "%4d (pending time %u ms)\n", msdu_id, |
| + jiffies_to_msecs(jiffies - txwi->jiffies)); |
| + } |
| + spin_unlock_bh(&dev->mt76.token_lock); |
| + seq_printf(s, "\n"); |
| + |
| + return 0; |
| +} |
| + |
| +int mt7996_mtk_init_debugfs(struct mt7996_phy *phy, struct dentry *dir) |
| +{ |
| + struct mt7996_dev *dev = phy->dev; |
| + u32 device_id = (dev->mt76.rev) >> 16; |
| + int i = 0; |
| + static const struct mt7996_dbg_reg_desc dbg_reg_s[] = { |
| + { 0x7990, mt7996_dbg_offs }, |
| + { 0x7992, mt7992_dbg_offs }, |
| + }; |
| + |
| + for (i = 0; i < ARRAY_SIZE(dbg_reg_s); i++) { |
| + if (device_id == dbg_reg_s[i].id) { |
| + dev->dbg_reg = &dbg_reg_s[i]; |
| + break; |
| + } |
| + } |
| + |
| + if (is_mt7996(&dev->mt76)) { |
| + WTBL_LMAC_DW2 = WTBL_LMAC_DW2_7996; |
| + WTBL_LMAC_DW5 = WTBL_LMAC_DW5_7996; |
| + WTBL_LMAC_DW9 = WTBL_LMAC_DW9_7996; |
| + } else { |
| + WTBL_LMAC_DW2 = WTBL_LMAC_DW2_7992; |
| + WTBL_LMAC_DW5 = WTBL_LMAC_DW5_7992; |
| + WTBL_LMAC_DW9 = WTBL_LMAC_DW9_7992; |
| + } |
| + |
| + /* agg */ |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "agg_info0", dir, |
| + mt7996_agginfo_read_band0); |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "agg_info1", dir, |
| + mt7996_agginfo_read_band1); |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "agg_info2", dir, |
| + mt7996_agginfo_read_band2); |
| + /* amsdu */ |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "amsdu_info", dir, |
| + mt7996_amsdu_result_read); |
| + |
| + debugfs_create_file("fw_debug_module", 0600, dir, dev, |
| + &fops_fw_debug_module); |
| + debugfs_create_file("fw_debug_level", 0600, dir, dev, |
| + &fops_fw_debug_level); |
| + debugfs_create_file("fw_wa_query", 0600, dir, dev, &fops_wa_query); |
| + debugfs_create_file("fw_wa_set", 0600, dir, dev, &fops_wa_set); |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "fw_version", dir, |
| + mt7996_dump_version); |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "fw_wa_info", dir, |
| + mt7996_fw_wa_info_read); |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "fw_wm_info", dir, |
| + mt7996_fw_wm_info_read); |
| + |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "mib_info0", dir, |
| + mt7996_mibinfo_band0); |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "mib_info1", dir, |
| + mt7996_mibinfo_band1); |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "mib_info2", dir, |
| + mt7996_mibinfo_band2); |
| + |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "sta_info", dir, |
| + mt7996_sta_info); |
| + |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "tr_info", dir, |
| + mt7996_trinfo_read); |
| + |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "wtbl_info", dir, |
| + mt7996_wtbl_read); |
| + |
| + debugfs_create_devm_seqfile(dev->mt76.dev, "token", dir, mt7996_token_read); |
| + |
| + debugfs_create_u8("sku_disable", 0600, dir, &dev->dbg.sku_disable); |
| + |
| + return 0; |
| +} |
| + |
| +#endif |
| diff --git a/mt7996/mtk_mcu.c b/mt7996/mtk_mcu.c |
| new file mode 100644 |
| index 0000000..c16b25a |
| --- /dev/null |
| +++ b/mt7996/mtk_mcu.c |
| @@ -0,0 +1,39 @@ |
| +// SPDX-License-Identifier: ISC |
| +/* |
| + * Copyright (C) 2023 MediaTek Inc. |
| + */ |
| + |
| +#include <linux/firmware.h> |
| +#include <linux/fs.h> |
| +#include "mt7996.h" |
| +#include "mcu.h" |
| +#include "mac.h" |
| +#include "mtk_mcu.h" |
| + |
| +#ifdef CONFIG_MTK_DEBUG |
| + |
| + |
| + |
| + |
| +int mt7996_mcu_muru_dbg_info(struct mt7996_dev *dev, u16 item, u8 val) |
| +{ |
| + struct { |
| + u8 __rsv1[4]; |
| + |
| + __le16 tag; |
| + __le16 len; |
| + |
| + __le16 item; |
| + u8 __rsv2[2]; |
| + __le32 value; |
| + } __packed req = { |
| + .tag = cpu_to_le16(UNI_CMD_MURU_DBG_INFO), |
| + .len = cpu_to_le16(sizeof(req) - 4), |
| + .item = cpu_to_le16(item), |
| + .value = cpu_to_le32(val), |
| + }; |
| + |
| + return mt76_mcu_send_msg(&dev->mt76, MCU_WM_UNI_CMD(MURU), &req, |
| + sizeof(req), true); |
| +} |
| +#endif |
| diff --git a/mt7996/mtk_mcu.h b/mt7996/mtk_mcu.h |
| new file mode 100644 |
| index 0000000..7f4d4e0 |
| --- /dev/null |
| +++ b/mt7996/mtk_mcu.h |
| @@ -0,0 +1,19 @@ |
| +/* SPDX-License-Identifier: ISC */ |
| +/* |
| + * Copyright (C) 2023 MediaTek Inc. |
| + */ |
| + |
| +#ifndef __MT7996_MTK_MCU_H |
| +#define __MT7996_MTK_MCU_H |
| + |
| +#include "../mt76_connac_mcu.h" |
| + |
| +#ifdef CONFIG_MTK_DEBUG |
| + |
| +enum { |
| + UNI_CMD_MURU_DBG_INFO = 0x18, |
| +}; |
| + |
| +#endif |
| + |
| +#endif |
| diff --git a/tools/fwlog.c b/tools/fwlog.c |
| index e5d4a10..3c6a61d 100644 |
| --- a/tools/fwlog.c |
| +++ b/tools/fwlog.c |
| @@ -26,7 +26,7 @@ static const char *debugfs_path(const char *phyname, const char *file) |
| return path; |
| } |
| |
| -static int mt76_set_fwlog_en(const char *phyname, bool en) |
| +static int mt76_set_fwlog_en(const char *phyname, bool en, char *val) |
| { |
| FILE *f = fopen(debugfs_path(phyname, "fw_debug_bin"), "w"); |
| |
| @@ -35,7 +35,13 @@ static int mt76_set_fwlog_en(const char *phyname, bool en) |
| return 1; |
| } |
| |
| - fprintf(f, "7"); |
| + if (en && val) |
| + fprintf(f, "%s", val); |
| + else if (en) |
| + fprintf(f, "7"); |
| + else |
| + fprintf(f, "0"); |
| + |
| fclose(f); |
| |
| return 0; |
| @@ -76,6 +82,7 @@ static void handle_signal(int sig) |
| |
| int mt76_fwlog(const char *phyname, int argc, char **argv) |
| { |
| +#define BUF_SIZE 1504 |
| struct sockaddr_in local = { |
| .sin_family = AF_INET, |
| .sin_addr.s_addr = INADDR_ANY, |
| @@ -84,9 +91,9 @@ int mt76_fwlog(const char *phyname, int argc, char **argv) |
| .sin_family = AF_INET, |
| .sin_port = htons(55688), |
| }; |
| - char buf[1504]; |
| + char *buf = calloc(BUF_SIZE, sizeof(char)); |
| int ret = 0; |
| - int yes = 1; |
| + /* int yes = 1; */ |
| int s, fd; |
| |
| if (argc < 1) { |
| @@ -105,13 +112,13 @@ int mt76_fwlog(const char *phyname, int argc, char **argv) |
| return 1; |
| } |
| |
| - setsockopt(s, SOL_SOCKET, SO_BROADCAST, &yes, sizeof(yes)); |
| + /* setsockopt(s, SOL_SOCKET, SO_BROADCAST, &yes, sizeof(yes)); */ |
| if (bind(s, (struct sockaddr *)&local, sizeof(local)) < 0) { |
| perror("bind"); |
| return 1; |
| } |
| |
| - if (mt76_set_fwlog_en(phyname, true)) |
| + if (mt76_set_fwlog_en(phyname, true, argv[1])) |
| return 1; |
| |
| fd = open(debugfs_path(phyname, "fwlog_data"), O_RDONLY); |
| @@ -145,8 +152,8 @@ int mt76_fwlog(const char *phyname, int argc, char **argv) |
| if (!r) |
| continue; |
| |
| - if (len > sizeof(buf)) { |
| - fprintf(stderr, "Length error: %d > %d\n", len, (int)sizeof(buf)); |
| + if (len > BUF_SIZE) { |
| + fprintf(stderr, "Length error: %d > %d\n", len, BUF_SIZE); |
| ret = 1; |
| break; |
| } |
| @@ -171,7 +178,7 @@ int mt76_fwlog(const char *phyname, int argc, char **argv) |
| close(fd); |
| |
| out: |
| - mt76_set_fwlog_en(phyname, false); |
| + mt76_set_fwlog_en(phyname, false, NULL); |
| |
| return ret; |
| } |
| -- |
| 2.18.0 |
| |