Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / faafd7e01028ad0231b320f90d391cbb19e6312e / plat / nvidia / tegra / soc
  1. 6eec6d6 Tegra: allow individual SoCs to restore their settings by Varun Wadekar · 9 years ago
  2. d43583c cpus: denver: disable DCO operations from platform code by Varun Wadekar · 9 years ago
  3. 6077dce Tegra: enable PSCI extended state ID processing by Varun Wadekar · 9 years ago
  4. 923d04a Tegra: handlers for common and SoC-specific SiP calls by Varun Wadekar · 9 years ago
  5. d2014c6 Tegra: init normal/crash console for platforms by Varun Wadekar · 9 years ago
  6. 7a9a285 Tegra: Memory Controller Driver (v1) by Varun Wadekar · 9 years ago
  7. b24dea9 Tegra: enable processor retention and L2/CPUECTLR access by Varun Wadekar · 9 years ago
  8. 97f2490 Tegra: define MAX_XLAT_TABLES and MAX_MMAP_REGIONS per-platform by Varun Wadekar · 9 years ago
  9. cbdace1 Tegra: SoC specific SiP handlers by Varun Wadekar · 9 years ago
  10. a1176ba Tegra: include flowctlr driver from SoC specific makefiles by Varun Wadekar · 9 years ago
  11. e82e29c Implement plat_get_syscnt_freq2 on platforms by Antonio Nino Diaz · 9 years ago
  12. 3c0087a Move `plat_get_syscnt_freq()` to arm_common.c by Yatharth Kochar · 9 years ago
  13. a78bb1b Tegra: remove support for legacy platform APIs by Varun Wadekar · 9 years ago
  14. 8b82fae Tegra: introduce per-soc system reset handler by Varun Wadekar · 9 years ago
  15. 4e9c231 Tegra210: wait for 512 timer ticks before retention entry by Varun Wadekar · 9 years ago
  16. e98a146 Tegra132: set TZDRAM_BASE to 0xF5C00000 by Varun Wadekar · 9 years ago
  17. bc78744 Tegra210: enable WRAP to INCR burst type conversions by Varun Wadekar · 9 years ago
  18. 0f3baa0 Tegra: Support for Tegra's T132 platforms by Varun Wadekar · 9 years ago
  19. 254441d Tegra: implement per-SoC validate_power_state() handler by Varun Wadekar · 9 years ago
  20. 5f4e643 Tegra: T210: include CPU files from SoC's platform.mk by Varun Wadekar · 9 years ago
  21. d1b6150 Tegra: Introduce config for enabling NS access to L2/CPUECTRL regs by Varun Wadekar · 9 years ago
  22. 6cab707 Tegra210: lock PMC registers holding CPU vector addresses by Varun Wadekar · 9 years ago
  23. 071b787 Tegra210: deassert CPU reset signals during power on by Varun Wadekar · 9 years ago
  24. 81b1383 Implement get_sys_suspend_power_state() handler for Tegra by Varun Wadekar · 9 years ago
  25. b316e24 Support for NVIDIA's Tegra T210 SoCs by Varun Wadekar · 10 years ago