Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / e6946b60cbb9c1df6ab2d0fcabce120a95c2aaa3 / include / drivers / nxp / clk / s32cc / s32cc-clk-modules.h
  1. e6946b6 feat(nxp-clk): set rate for clock fixed divider by Ghennadi Procopciuc · Wed Jun 12 12:29:54 2024 +0300
  2. 2be71a3 feat(nxp-clk): add A53 clock objects by Ghennadi Procopciuc · Wed Jun 12 12:06:36 2024 +0300
  3. 907f654 feat(nxp-clk): set rate for PLL divider objects by Ghennadi Procopciuc · Wed Jun 12 12:00:15 2024 +0300
  4. e18cf33 feat(nxp-clk): set rate for PLL objects by Ghennadi Procopciuc · Wed Jun 12 11:55:32 2024 +0300
  5. 8384d18 feat(nxp-clk): add MC_CGM clock objects by Ghennadi Procopciuc · Wed Jun 12 10:53:06 2024 +0300
  6. aa45fa9 feat(nxp-clk): add set_parent callback by Ghennadi Procopciuc · Wed Jun 12 10:02:07 2024 +0300
  7. 7277b97 feat(nxp-clk): add clock objects for ARM PLL by Ghennadi Procopciuc · Wed Jun 12 09:53:18 2024 +0300
  8. 0d52577 feat(nxp-clk): implement set_rate for oscillators by Ghennadi Procopciuc · Wed Jun 12 08:09:19 2024 +0300
  9. ecc98d2 feat(nxp-clk): add oscillator clock objects by Ghennadi Procopciuc · Wed Jun 12 07:38:52 2024 +0300