Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
e363146e0165ed56298d362f1d4571a8a9773c3d
/
plat
/
nvidia
/
tegra
/
soc
/
t210
/
plat_psci_handlers.c
e363146
Fix order of remaining platform #includes
by Isla Mitchell
· 7 years ago
66231d1
Tegra: enable 'signed-comparison' compilation warning/errors
by Varun Wadekar
· 7 years ago
fa3cf0b
Use SPDX license identifiers
by dp-arm
· 7 years ago
b91b5fc
Tegra210: implement 'get_target_pwr_state' handler
by Varun Wadekar
· 7 years ago
20e9fef
Tegra210: assert if afflvl0/1 have incorrect state-ids
by Harvey Hsieh
· 8 years ago
dba8007
Tegra210: set core power state during cluster power down
by Varun Wadekar
· 8 years ago
6eec6d6
Tegra: allow individual SoCs to restore their settings
by Varun Wadekar
· 8 years ago
6077dce
Tegra: enable PSCI extended state ID processing
by Varun Wadekar
· 9 years ago
a78bb1b
Tegra: remove support for legacy platform APIs
by Varun Wadekar
· 9 years ago
8b82fae
Tegra: introduce per-soc system reset handler
by Varun Wadekar
· 9 years ago
bc78744
Tegra210: enable WRAP to INCR burst type conversions
by Varun Wadekar
· 9 years ago
254441d
Tegra: implement per-SoC validate_power_state() handler
by Varun Wadekar
· 9 years ago
071b787
Tegra210: deassert CPU reset signals during power on
by Varun Wadekar
· 9 years ago
81b1383
Implement get_sys_suspend_power_state() handler for Tegra
by Varun Wadekar
· 9 years ago
b316e24
Support for NVIDIA's Tegra T210 SoCs
by Varun Wadekar
· 9 years ago