Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
de6f2f4ef69ef13070420a0777352f178a6c1292
/
plat
« Previous
93bed2a
Tegra186: save/restore BL31 context to/from TZDRAM
by Varun Wadekar
· 8 years ago
a0f2697
Tegra186: re-configure MSS' client settings
by Varun Wadekar
· 8 years ago
b877615
Tegra186: implement support for System Suspend
by Varun Wadekar
· 8 years ago
87e44ff
Tegra186: memctrl_v2: restore video memory settings
by Varun Wadekar
· 8 years ago
3c95993
Tegra186: smmu: driver for the smmu hardware block
by Varun Wadekar
· 8 years ago
2bb9f47
Tegra: replace ASM signed tests with unsigned
by Douglas Raillard
· 7 years ago
d66ee54
Tegra186: implement quasi power off (SC8) state
by Varun Wadekar
· 8 years ago
e26a55a
Tegra186: disable DCO operations for PSCI_CPU_OFF
by Varun Wadekar
· 8 years ago
cad7b08
Tegra186: register FIQ interrupt sources
by Varun Wadekar
· 9 years ago
6c5b98f
Tegra: memctrl_v2: set NO_OVERRIDE for APE clients
by Varun Wadekar
· 9 years ago
c9ac3e4
Tegra: memctrl_v2: implement MC txn override WAR
by Varun Wadekar
· 9 years ago
e60f1bf
Tegra: memctrl_v2: check GPU state before VPR programming
by Varun Wadekar
· 9 years ago
de729d6
Tegra: memctrl_v2: no SID override for SCE block
by Varun Wadekar
· 9 years ago
8964509
Tegra186: fix per-cpu wake times for CPU power states
by Varun Wadekar
· 9 years ago
a7c1ea7
Tegra186: add Video memory carveout settings
by Varun Wadekar
· 9 years ago
4223657
Tegra186: support for C6/C7 CPU_SUSPEND states
by Varun Wadekar
· 9 years ago
13e7dc4
Tegra: memctrl_v2: secure the on-chip TZSRAM memory
by Varun Wadekar
· 9 years ago
c2c3a2a
Tegra186: support for the latest platform port handlers
by Varun Wadekar
· 9 years ago
38020c9
Tegra186: implement prepare_system_reset handler
by Varun Wadekar
· 9 years ago
a64806a
Tegra186: implement CPU_OFF handler
by Varun Wadekar
· 9 years ago
20c9429
Tegra186: update SYSCNT_FREQ to 31.25MHz
by Varun Wadekar
· 9 years ago
94d8532
Tegra186: relocate bl31.bin to the SYSRAM
by Varun Wadekar
· 9 years ago
782c83d
Tegra186: implement prepare_system_off handler
by Varun Wadekar
· 7 years ago
abd153c
Tegra186: power on/off secondary CPUs
by Varun Wadekar
· 9 years ago
59c3aa0
Tegra186: SiP calls to interact with the MCE driver
by Varun Wadekar
· 9 years ago
a0352ab
Tegra186: mce: driver for the CPU complex power manager block
by Varun Wadekar
· 7 years ago
921b906
Tegra186: platform support for Tegra "T186" SoC
by Varun Wadekar
· 9 years ago
cd5a2f5
Tegra: memctrl_v2: Memory Controller Driver (v2)
by Varun Wadekar
· 9 years ago
fc9b91e
Tegra: public interfaces to get the chip's major/minor versions
by Varun Wadekar
· 7 years ago
230011c
Move plat/common source file definitions to generic Makefiles
by dp-arm
· 7 years ago
1108fc6
plat/tegra: Enable Cortex-A53 erratum 855873 workaround
by Andre Przywara
· 8 years ago
bf7f2f0
plat/mediatek: Enable Cortex-A53 erratum 855873 workaround
by Andre Przywara
· 8 years ago
00eefd9
Add workaround for ARM Cortex-A53 erratum 855873
by Andre Przywara
· 8 years ago
f270d6b
Merge pull request #861 from soby-mathew/sm/aarch32_fixes
by davidcunado-arm
· 7 years ago
c4364f6
Merge pull request #856 from antonio-nino-diaz-arm/an/dynamic-xlat
by davidcunado-arm
· 7 years ago
719bf85
ARM platforms: Enable xlat tables lib v2
by Antonio Nino Diaz
· 7 years ago
3f13c35
Apply workaround for errata 813419 of Cortex-A57
by Antonio Nino Diaz
· 7 years ago
4ef91f1
Simplify translation tables headers dependencies
by Antonio Nino Diaz
· 8 years ago
ed3c62b
Tegra210: enable errata for Cortex-A57 and Cortex-A53 CPUs
by Varun Wadekar
· 7 years ago
18e5bc4
Merge pull request #863 from vwadekar/tegra-changes-from-downstream-v4
by davidcunado-arm
· 7 years ago
87f0fa8
Merge pull request #854 from rockchip-linux/pm_plat
by davidcunado-arm
· 7 years ago
3fb854f
Tegra: enable SEPARATE_CODE_AND_RODATA build flag
by Varun Wadekar
· 7 years ago
3ecb021
rockchip: Change the callback implement of power domain for rk3368
by tony.xie
· 7 years ago
20e9fef
Tegra210: assert if afflvl0/1 have incorrect state-ids
by Harvey Hsieh
· 8 years ago
e0f3dfd
Tegra: SiP: 64-bit address for Video Memory base
by Harvey Hsieh
· 8 years ago
2c60b0a
Tegra: increase ADDR_SPACE_SIZE to 35 bits
by Steven Kao
· 8 years ago
777baa5
Tegra: init the console only if the platform supports it
by Damon Duan
· 8 years ago
1edb882
Tegra210: new TZDRAM base address
by Varun Wadekar
· 8 years ago
dba8007
Tegra210: set core power state during cluster power down
by Varun Wadekar
· 8 years ago
14eaede
Tegra: calculate proper power state for affinity levels
by Varun Wadekar
· 8 years ago
bfc6605
Tegra: fix logic to calculate GICD_ISPENDR register address
by Varun Wadekar
· 8 years ago
a2c6be6
Tegra: uninit and re-init console across System Suspend
by Varun Wadekar
· 8 years ago
28dcc21
Tegra: support for silicon/simulation platforms
by Varun Wadekar
· 8 years ago
50d768d
AArch32: Enable override of plat_set_my_stack/plat_get_my_stack
by Soby Mathew
· 8 years ago
422d51c
rockchip: plat_pm.c: Change callbacks implement for our SOCs.
by tony.xie
· 7 years ago
f2aa1be
Tegra: per-soc `get_target_pwr_state` handler
by Varun Wadekar
· 8 years ago
b41a414
Tegra: relocate BL32 image to TZDRAM memory
by Varun Wadekar
· 8 years ago
d22d4ad
Tegra: get BL31 arguments from previous bootloader
by Varun Wadekar
· 8 years ago
197a75f
Tegra: return BL32 entry point info if it is valid
by Varun Wadekar
· 8 years ago
5118b53
Tegra: configure TZDRAM fence during early setup
by Varun Wadekar
· 8 years ago
d5f578a
Tegra: restore TZRAM settings on "System Resume"
by Varun Wadekar
· 8 years ago
69ce101
Tegra: enable ECC/Parity protection for Cortex-A57 CPUs
by Varun Wadekar
· 8 years ago
c6c386d
Tegra: GIC: differentiate between FIQs targeted towards EL3/S-EL1
by Varun Wadekar
· 8 years ago
dc79930
Tegra: implement FIQ interrupt handler
by Varun Wadekar
· 9 years ago
b7b4575
Tegra: GIC: enable FIQ interrupt handling
by Varun Wadekar
· 9 years ago
2497539
Tegra: implement common handler `plat_get_target_pwr_state()`
by Varun Wadekar
· 8 years ago
25e658e
Tegra: include platform_def.h to access UART macros
by Varun Wadekar
· 8 years ago
2330edd
Tegra: allow SiP smc calls from Secure World
by Wayne Lin
· 8 years ago
3f0a8ad
Tegra: handler for per-soc early setup
by Varun Wadekar
· 8 years ago
1ec441e
Tegra: relocate code to BL31_BASE during cold boot
by Varun Wadekar
· 8 years ago
79fa1a4
Tegra: Disable A57/A53 cache non-temporal hints
by Varun Wadekar
· 8 years ago
e8f7e1d
Merge pull request #835 from rockchip-linux/rk3399-atf-cleanup-20170210
by davidcunado-arm
· 7 years ago
d81abf1
rockchip: rk3399: enable secure accessing for SRAM
by Xing Zheng
· 8 years ago
be2a895
rockchip: rk3399: Use tFC value instead of tRFC value
by Derek Basehore
· 8 years ago
b07dfeb
rockchip: rk3399: Fix CAS latency setting
by Derek Basehore
· 8 years ago
035d6d6
rockchip: rk3399: disable training modules after DDR DFS
by Xing Zheng
· 8 years ago
397046c
rockchip: rk3399: Move DQS drive strength setting to M0
by Derek Basehore
· 8 years ago
b734ba5
rockchip: rk3399: Remove dram dfs optimization
by Derek Basehore
· 8 years ago
04c74b9
rockchip: rk3399: Save and restore RX_CAL_DQS values
by Derek Basehore
· 8 years ago
84afaaf
rockchip: Add MIN() and MAX() macros back to M0 code
by Julius Werner
· 8 years ago
f585246
rockchip: Clean up M0 Makefile, clarify float-abi
by Julius Werner
· 8 years ago
22a9871
rockchip: rk3399: Clean up and seprate secure parts from SoC codes
by Xing Zheng
· 7 years ago
c39aacd
rockchip: rk3399: sperate the BL31 parameters for sharing
by Xing Zheng
· 8 years ago
5e1e48f
rockchip: rk3399: configure the DDR secure region for BL31 image
by Xing Zheng
· 7 years ago
b4bcc1d
rockchip: Clean up header and referenced files
by Xing Zheng
· 7 years ago
fc0552d
rockchip: rk3399: Don't wait for vblank in M0 for ddrfreq
by Derek Basehore
· 8 years ago
2510366
rockchip: rk3399: restore PMU_CRU_GATEDIS_CON0 value after ddr dvfs
by Lin Huang
· 8 years ago
8140b7d
rockchip: rk3399: fix PMU_CRU_GATEDIS_CON0 setting error
by Lin Huang
· 8 years ago
61230b0
FIXUP: rockchip: rk3399: fix the incorrect bit during m0_init
by Xing Zheng
· 8 years ago
b4a7676
rockchip: rk3399: improve the m0 enable flow
by Lin Huang
· 8 years ago
3b0eb7e
rockchip: rk3399: check vop status when we wait dma finish flag
by Lin Huang
· 8 years ago
e7c2422
rockchip: rk3399: add stopwatch functions to m0
by Lin Huang
· 8 years ago
52512c2
rockchip: rk3399: dram: set all ddr frequency pll_postdiv values to 0
by Lin Huang
· 8 years ago
dc8e82e
rockchip: rk3399: enable CA training when do ddr dfs
by Lin Huang
· 8 years ago
c8e5c78
rockchip: rk3399: fix hang in ddr set rate
by Derek Basehore
· 7 years ago
0e8909d
rockchip: rk3399: Enable per CS training at 666MHz
by Derek Basehore
· 8 years ago
e13bc54
rockchip: rk3399: add support for ddrfreq suspend/resume
by Derek Basehore
· 7 years ago
93280b7
rk3399: dram: use PMU M0 to do ddr frequency scaling
by Xing Zheng
· 8 years ago
b9be54b
rockchip/rk3399: Cleanup platform.mk file
by Derek Basehore
· 8 years ago
aae6be4
rockchip: update the raw read/write APIs for M0
by Xing Zheng
· 8 years ago
Next »