Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
ddf3abbae949baeca7e7a66c00b790554de9359e
/
plat
/
xilinx
/
zynqmp
/
include
586e192
feat(zynqmp): increase the max xlat tables when debug build is enabled
by Venkatesh Yadav Abbarapu
· Tue Mar 01 22:10:05 2022 -0700
ed22a34
feat(plat/zynqmp): fix section `coherent_ram' will not fit in region `RAM'
by Giulio Benetti
· Sat Feb 05 09:42:29 2022 +0100
53865b0
feat(plat/zynqmp): extend DT description by TF-A
by Michal Simek
· Thu May 27 09:42:37 2021 +0200
e1407fc
feat(plat/zynqmp): add SDEI support
by Jan Kiszka
· Tue Jul 14 22:36:59 2020 +0200
466670b
Merge "plat: xilinx: zynqmp: Configure counter frequency during initialization" into integration
by Manish Pandey
· Wed Apr 21 16:48:32 2021 +0200
12be18b
plat: xilinx: zynqmp: Configure counter frequency during initialization
by Rajan Vaja
· Fri Mar 26 04:16:36 2021 -0700
bfa2a2a
plat: xilinx: common: Rename the IPI CRC checksum macro
by Venkatesh Yadav Abbarapu
· Fri Feb 19 01:40:14 2021 -0700
cc12795
zynqmp: pm: Add support for PS and system reset on WDT restart
by Will Wong
· Sun Nov 22 23:45:21 2020 -0800
6ebe483
zynqmp : pm : Adds new zynqmp-pm api SMC call for register access
by Kalyani Akula
· Sun Nov 22 22:42:10 2020 -0800
6552a55
plat: zynqmp: Change macro name of PM_BOOT_HEALTH_STATUS_REG
by Tejas Patel
· Sun Nov 22 23:37:55 2020 -0800
5586151
Create separate header for ARM specific SMCCC defines
by Manish V Badarkhe
· Fri Mar 27 13:25:51 2020 +0000
b16bada
xilinx: Unify Platform specific defines for PSCI module
by Deepika Bhavnani
· Fri Dec 13 10:53:56 2019 -0600
1463dd5
xilinx: common: Move ATF handover to common file
by Venkatesh Yadav Abbarapu
· Tue Jan 07 03:25:16 2020 -0700
35a8be9
plat: xilinx: zynqmp: Add checksum support for IPI data
by Venkatesh Yadav Abbarapu
· Thu Apr 04 14:23:32 2019 +0530
591ad4d
zynqmp: pm: Add LPD WDT clock to the pm_clock structure
by Mounika Grace Akula
· Wed Jan 09 17:38:13 2019 +0530
53f193f
zynqmp: add support for multi console interface
by Ambroise Vincent
· Wed May 29 11:46:08 2019 +0100
afa91db
Arm platforms: Rename PLAT_ARM_NS_IMAGE_OFFSET
by Sandrine Bailleux
· Thu Jan 31 15:01:32 2019 +0100
259afe5
xilinx: Move IPI functions to common file
by Jolly Shah
· Wed Jan 09 12:37:57 2019 -0800
c2583ab
Move generic ipi_mb functions to common files
by Jolly Shah
· Tue Jan 08 11:31:49 2019 -0800
2f952be
xilinx: Remove platform specific dependency from IPI function
by Jolly Shah
· Tue Jan 08 11:27:36 2019 -0800
4c17237
xilinx: zynqmp: Move zynqmp_ipi.h to include directory
by Jolly Shah
· Tue Jan 08 11:21:29 2019 -0800
16fe5ab
plat: xilinx: zynqmp: Move zynqmp_def.h to include directory
by Jolly Shah
· Tue Jan 08 11:16:16 2019 -0800
0bfd700
plat: xilinx: zynqmp: Move zynqmp_private.h to include directory
by Jolly Shah
· Tue Jan 08 11:10:47 2019 -0800
e0f9063
Sanitise includes across codebase
by Antonio Nino Diaz
· Fri Dec 14 00:18:21 2018 +0000
5eb8837
Standardise header guards across codebase
by Antonio Nino Diaz
· Thu Nov 08 10:20:19 2018 +0000
6f3ccc5
PSCI: Fix types of definitions
by Antonio Nino Diaz
· Fri Jul 20 09:17:26 2018 +0100
ee1a114
plat: xilinx: zynqmp: Build for DDR if SPD is enabled
by Siva Durga Prasad Paladugu
· Wed Jun 20 17:01:13 2018 +0530
efd431b
zynqmp: Add wdt timeout restart functionality
by Siva Durga Prasad Paladugu
· Mon Apr 30 20:12:12 2018 +0530
8f5ddb3
zynqmp: Use DDR memory when DEBUG is enabled
by Jolly Shah
· Tue Jan 30 11:31:53 2018 -0800
c150312
Update ULL() macro and instances of ull to comply with MISRA
by David Cunado
· Fri Feb 16 21:12:58 2018 +0000
9bde130
zynqmp: Migrate to using interrupt properties
by Jeenu Viswambharan
· Fri Sep 29 11:15:18 2017 +0100
fa3cf0b
Use SPDX license identifiers
by dp-arm
· Wed May 03 09:38:09 2017 +0100
6a9e03e
zynqmp: Migrate to new address space macros
by Soren Brinkmann
· Fri Jan 06 11:07:00 2017 -0800
1209b26
zynqmp: Remove dead code
by Soren Brinkmann
· Wed Nov 16 15:50:14 2016 -0800
7ac746c
zynqmp: Increase MAX_XLAT_TABLES
by Soren Brinkmann
· Mon Jul 25 10:33:53 2016 -0700
802ba1d
zynqmp: Change default BL31 address space
by Soren Brinkmann
· Fri Jul 15 06:23:37 2016 -0700
6d1ba58
zynqmp: Separate code and rodata
by Soren Brinkmann
· Fri Jul 08 14:45:14 2016 -0700
845cd5c
zynqmp: Reduce mapped memory area
by Soren Brinkmann
· Fri Apr 22 10:02:46 2016 -0700
4a9ca04
zynqmp: Revise memory configuration options
by Soren Brinkmann
· Thu Apr 14 10:27:00 2016 -0700
2c7ed5b
Dump platform-defined regs in crash reporting
by Gerald Lejeune
· Thu Nov 26 15:47:53 2015 +0100
76fcae3
Add support for Xilinx Zynq UltraScale+ MPSOC
by Soren Brinkmann
· Sun Mar 06 20:16:27 2016 -0800