Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / d899a6fdcffdc99771ab11e491fa4da7cfa8bc98 / plat / marvell / armada / common
  1. 52c1de5 fix(plat/marvell/a3720/uart): fix UART parent clock rate determination by Pali Rohár · Fri May 14 15:52:11 2021 +0200
  2. 168d81e refactor(plat/marvell/uart): de-duplicate PLAT_MARVELL_UART macros by Pali Rohár · Fri May 14 13:21:56 2021 +0200
  3. 001ea96 plat/marvell: remove subversion from Marvell make files by Konstantin Porotchkin · Mon Mar 22 15:26:24 2021 +0200
  4. b70a586 plat/marvell/armada: fix TRNG return SMC handling by Konstantin Porotchkin · Sun Aug 02 20:27:56 2020 +0300
  5. b0a7430 drivers: marvell: comphy: add rx training on 10G port by Alex Evraev · Wed Jun 24 22:24:56 2020 +0300
  6. b3d4bd5 plat/marvell/armada: postpone MSS CPU startup to BL31 stage by Konstantin Porotchkin · Sun Feb 28 16:12:56 2021 +0200
  7. 7d50972 drivers: marvell: add support for secure read/write of dfx register-set by Grzegorz Jaszczyk · Fri Jan 03 09:35:21 2020 +0100
  8. 6a99b19 ddr_phy: use smc calls to access ddr phy registers by Alex Leibovich · Wed Dec 25 09:22:48 2019 +0200
  9. 755f078 drivers: marvell: thermal: use dedicated function for thermal SiPs by Grzegorz Jaszczyk · Thu Jan 02 16:14:13 2020 +0100
  10. a3173d6 drivers: marvell: add thermal sensor driver and expose it via SIP service by Grzegorz Jaszczyk · Wed Dec 18 15:58:27 2019 +0100
  11. c977a03 fix: plat: marvell: fix MSS loader for A8K family by Konstantin Porotchkin · Mon Mar 22 14:34:30 2021 +0200
  12. fe63842 plat/marvell/armada: cleanup MSS SRAM if used for copy by Konstantin Porotchkin · Wed Jun 17 13:07:15 2020 +0300
  13. 276fd8e plat/marvell/armada/common/mss: use MSS SRAM in secure mode by Konstantin Porotchkin · Wed Jan 29 16:02:46 2020 +0200
  14. 7b9e4d4 plat/marvell/armada/a8k: support HW RNG by SMC by Konstantin Porotchkin · Sun Jul 26 17:49:54 2020 +0300
  15. 7cf48c8 plat: marvell: armada: Show informative build messages and blank lines by Pali Rohár · Tue Jan 26 10:44:07 2021 +0100
  16. 4bce4d5 plat: marvell: armada: Move definition of mrvl_flash target to common marvell_common.mk file by Pali Rohár · Tue Jan 26 10:44:07 2021 +0100
  17. 5cd386f plat: marvell: armada: Maximal size of bl1 image in mrvl_bootimage is 128kB by Pali Rohár · Thu Dec 03 11:59:53 2020 +0100
  18. 06a38e2 plat: marvell: armada: Add missing FORCE, .PHONY and clean targets by Pali Rohár · Mon Nov 23 19:45:28 2020 +0100
  19. 3666d48 plat: marvell: armada: Add new target mrvl_bootimage by Pali Rohár · Thu Oct 29 16:50:19 2020 +0100
  20. 5a37a55 Merge "plat: marvell: armada: Fix dependences for target fip" into integration by Manish Pandey · Tue Oct 27 14:01:11 2020 +0000
  21. 0e0d600 Merge changes I5ae9d08b,I5cbbd7eb,Idb389223 into integration by Varun Wadekar · Sat Oct 24 02:29:31 2020 +0000
  22. 85e0a89 plat: marvell: armada: Fix including plat/marvell/marvell.mk file by Pali Rohár · Mon Oct 19 17:10:11 2020 +0200
  23. a223500 plat: marvell: armada: Fix dependences for target fip by Pali Rohár · Thu Oct 08 15:19:26 2020 +0200
  24. 39f9eee Don't return error information from console_flush by Jimmy Brisson · Wed Aug 05 13:44:05 2020 -0500
  25. 35b75f0 plat: marvell: armada: fix BL32 extra parameters usage by Marcin Wojtas · Wed Nov 13 13:31:48 2019 +0100
  26. 2850326 plat: marvell: armada: a8k: change CCU LLC SRAM mapping by Konstantin Porotchkin · Mon Apr 15 16:32:59 2019 +0300
  27. 7588ae2 plat: marvell: armada: move mg conf related code to appropriate driver by Grzegorz Jaszczyk · Wed Apr 17 11:24:43 2019 +0200
  28. 2ef36a3 drivers: marvell: add support for mapping the entire LLC to SRAM by Konstantin Porotchkin · Sun Mar 31 16:58:11 2019 +0300
  29. fa8c130 drivers: marvell: align and extend llc macros by Konstantin Porotchkin · Mon Mar 25 15:35:41 2019 +0200
  30. 2d3d86a plat: marvell: armada: make a8k_common.mk and mss_common.mk more generic by Grzegorz Jaszczyk · Sun Dec 09 23:11:20 2018 +0100
  31. 3039bce marvell: armada: add extra level in marvell platform hierarchy by Grzegorz Jaszczyk · Tue Nov 05 13:14:59 2019 +0100