Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
d7461c67ec0d872834107e75b8dd6441c17e5f3d
/
include
/
lib
d7461c6
fix(cpus): workaround for Neoverse-N2 erratum 3701773
by Govindraj Raja
· Tue Jan 21 18:56:25 2025 -0600
191a64f
fix(cpus): workaround for Cortex-X925 erratum 3701747
by Govindraj Raja
· Tue Jan 21 18:38:56 2025 -0600
802197d
fix(cpus): workaround for Cortex-X4 erratum 3701758
by Govindraj Raja
· Tue Jan 21 18:24:57 2025 -0600
dd6882e
fix(cpus): workaround for Cortex-X3 erratum 3701769
by Govindraj Raja
· Tue Jan 21 18:12:35 2025 -0600
db514a7
fix(cpus): workaround for Cortex-X2 erratum 3701772
by Govindraj Raja
· Tue Jan 21 18:02:51 2025 -0600
3c1defc
fix(cpus): workaround for Cortex-A725 erratum 3699564
by Govindraj Raja
· Tue Jan 21 17:44:17 2025 -0600
a4c60f6
fix(cpus): workaround for Cortex-A720-AE erratum 3699562
by Govindraj Raja
· Tue Jan 21 17:23:26 2025 -0600
1ad2457
fix(cpus): workaround for Cortex-A720 erratum 3699561
by Govindraj Raja
· Tue Jan 21 17:12:33 2025 -0600
152ec36
fix(cpus): workaround for Cortex-A715 erratum 3699560
by Govindraj Raja
· Tue Jan 21 17:00:11 2025 -0600
cf7cf54
fix(cpus): workaround for Cortex-A710 erratum 3701772
by Govindraj Raja
· Tue Jan 21 12:32:14 2025 -0600
4c3a461
fix(cpus): workaround for accessing ICH_VMCR_EL2
by Govindraj Raja
· Wed Jan 29 15:01:10 2025 -0600
988a7c7
chore(cpus): fix incorrect header macro
by Govindraj Raja
· Tue Jan 21 12:13:20 2025 -0600
faa857d
fix(security): apply SMCCC_ARCH_WORKAROUND_4 to affected cpus
by Arvind Ram Prakash
· Tue Jan 28 17:21:17 2025 -0600
e82f759
fix(security): add support in cpu_ops for CVE-2024-7881
by Arvind Ram Prakash
· Mon Sep 16 16:57:33 2024 -0500
ea47df4
fix(security): add CVE-2024-7881 mitigation to Neoverse-V3
by Arvind Ram Prakash
· Fri Sep 06 12:26:35 2024 -0500
62e3feb
fix(security): add CVE-2024-7881 mitigation to Neoverse-V2
by Arvind Ram Prakash
· Fri Sep 06 12:20:38 2024 -0500
6558a42
fix(security): add CVE-2024-7881 mitigation to Cortex-X925
by Arvind Ram Prakash
· Fri Sep 06 12:19:59 2024 -0500
8556482
fix(security): add CVE-2024-7881 mitigation to Cortex-X4
by Arvind Ram Prakash
· Fri Sep 06 12:18:51 2024 -0500
aa46ccd
perf(psci): pass my_core_pos around instead of calling it repeatedly
by Boyan Karatotev
· Wed Nov 06 16:26:15 2024 +0000
d8dfe51
refactor(psci): don't use PSCI_INVALID_PWR_LVL to signal OFF state
by Boyan Karatotev
· Mon Sep 30 11:31:55 2024 +0100
1fccc72
feat(handoff): transfer entry ID for TPM event log
by Raymond Mao
· Fri Dec 27 07:17:14 2024 -0800
a7daac0
Merge "fix(pubsub): make sure LTO doesn't garbage collect the handlers" into integration
by Manish Pandey
· Thu Dec 19 12:44:17 2024 +0100
d2a73e3
Merge changes from topic "bk/smccc_feature" into integration
by Manish Pandey
· Thu Dec 19 12:34:42 2024 +0100
aecd132
Merge changes from topic "hm/heap-info" into integration
by Manish V Badarkhe
· Wed Dec 18 17:56:44 2024 +0100
7c8d70c
fix(handoff): remove XFERLIST_TB_FW_CONFIG
by Harrison Mutai
· Wed Dec 04 10:36:29 2024 +0000
61aaf27
feat(handoff): add Mbed-TLS heap info entry tag
by Harrison Mutai
· Wed Nov 06 14:21:00 2024 +0000
ae1f780
feat(handoff): add func to check and init a tl
by Harrison Mutai
· Wed Nov 06 10:03:51 2024 +0000
9d575e6
fix(pubsub): make sure LTO doesn't garbage collect the handlers
by Boyan Karatotev
· Fri Dec 06 11:44:10 2024 +0000
9bc27c8
fix(cm): fix context management SYSREG128 write macros
by Igor Podgainõi
· Fri Dec 13 14:28:11 2024 +0100
13d1bfe
fix(spe): add a psb before updating context and remove context saving
by Boyan Karatotev
· Thu Nov 21 13:55:59 2024 +0000
e558f9c
feat(fpmr): disable FPMR trap
by Arvind Ram Prakash
· Mon Nov 11 14:32:37 2024 -0600
03adb13
feat(lib): introduce Hob creation library
by Levi Yun
· Mon May 13 10:24:31 2024 +0100
a5762a9
feat(cpus): add support for Alto CPU
by Igor Podgainõi
· Fri Nov 29 15:01:54 2024 +0100
8fc8e18
feat(cpufeat): add ENABLE_FEAT_LS64_ACCDATA
by Andre Przywara
· Fri Aug 09 17:04:22 2024 +0100
e63794e
feat(d128): add support for FEAT_D128
by Govindraj Raja
· Fri Sep 06 15:43:43 2024 +0100
fb3e615
Merge "feat(cpus): add support for cortex-a720ae" into integration
by Olivier Deprez
· Thu Oct 24 15:26:23 2024 +0200
c3f81d8
Merge "fix(el3-runtime): correct CASSERT for cpu data size" into integration
by Olivier Deprez
· Wed Oct 23 09:35:37 2024 +0200
44460e8
Merge "chore(cpus): optimise runtime errata applications" into integration
by Govindraj Raja
· Mon Oct 21 19:53:23 2024 +0200
898364b
feat(cpus): add support for cortex-a720ae
by Ahmed Azeem
· Tue Oct 15 10:31:12 2024 +0100
7ae5f5b
feat(cpus): add support for arcadia cpu
by Govindraj Raja
· Wed Oct 02 16:15:35 2024 -0500
24395f4
chore(cpus): optimise runtime errata applications
by Boyan Karatotev
· Thu Sep 26 17:09:53 2024 +0100
91ed5ae
fix(el3-runtime): correct CASSERT for cpu data size
by Omkar Anand Kulkarni
· Thu Jan 11 15:50:11 2024 +0530
70cc175
feat(sctlr2): add support for FEAT_SCTLR2
by Jayanth Dodderi Chidanand
· Fri Sep 06 13:49:31 2024 +0100
6b70686
feat(the): add support for FEAT_THE
by Jayanth Dodderi Chidanand
· Thu Sep 05 22:24:04 2024 +0100
b0ac801
Merge "fix(cpus): modify the fix for Cortex-A75 erratum 764081" into integration
by Mark Dykes
· Mon Oct 07 16:59:28 2024 +0200
ef1b5d8
fix(cpus): modify the fix for Cortex-A75 erratum 764081
by Sona Mathew
· Wed Jul 10 18:04:40 2024 -0500
89e8307
fix(cpus): workaround for Cortex-X4 erratum 3076789
by Ryan Everett
· Tue May 21 11:56:37 2024 +0100
0f38c77
fix(cpus): workaround for Cortex-X4 erratum 2897503
by Arvind Ram Prakash
· Mon Aug 26 17:04:27 2024 -0500
34060b4
feat(cm): handle asymmetry for FEAT_TCR2
by Jayanth Dodderi Chidanand
· Mon Sep 02 20:55:13 2024 +0100
5fc97ca
Merge changes from topic "clean-up-errata-compatibility" into integration
by Manish V Badarkhe
· Tue Aug 27 16:23:58 2024 +0200
9abe23b
refactor(cm): remove el1 context when SPMD_SPM_AT_SEL2=1
by Jayanth Dodderi Chidanand
· Tue May 07 18:50:57 2024 +0100
aeb82d6
chore(cm): reorganise sctlr_el1 and tcr_el1 ctx code
by Jayanth Dodderi Chidanand
· Tue Jul 30 17:04:23 2024 +0100
4231000
Merge changes from topic "mp/simd_ctxt_mgmt" into integration
by Manish V Badarkhe
· Tue Aug 20 22:30:06 2024 +0200
36d524f
chore(simd): remove unused macros and utilities for FP
by Madhukar Pappireddy
· Thu Apr 25 23:05:26 2024 -0500
5c1b8d9
feat(simd): introduce simd context helper APIs
by Madhukar Pappireddy
· Mon Jun 17 15:26:00 2024 -0500
78728cd
feat(simd): add routines to save, restore sve state
by Madhukar Pappireddy
· Mon Jun 17 15:22:36 2024 -0500
dd9af9b
feat(simd): add sve state to simd ctxt struct
by Madhukar Pappireddy
· Mon Jun 17 15:17:03 2024 -0500
0cb58bc
feat(simd): add data struct for simd ctxt management
by Madhukar Pappireddy
· Mon Jun 17 15:12:26 2024 -0500
2b43393
feat(cpus): workaround for Cortex-A520(2938996) and Cortex-X4(2726228)
by Arvind Ram Prakash
· Mon Aug 05 16:04:37 2024 -0500
8dc2c8e
feat(cm): support for asymmetric feature among cores
by Manish Pandey
· Fri Jul 12 12:40:04 2024 +0100
4ba3c35
Merge "fix(cpus): workaround for Cortex-A720 erratum 2844092" into integration
by Mark Dykes
· Sat Aug 17 00:18:54 2024 +0200
7c36945
Merge "fix(cpus): workaround for Cortex-X4 erratum 2816013" into integration
by Mark Dykes
· Sat Aug 17 00:18:02 2024 +0200
b4fd827
Merge changes from topic "ar/asymmetricSupport" into integration
by Manish V Badarkhe
· Mon Aug 05 17:16:52 2024 +0200
1ee6a98
fix(cpus): workaround for Cortex-A720 erratum 2844092
by Sona Mathew
· Fri Jul 19 18:09:20 2024 -0500
d1cb83e
fix(cpus): workaround for Cortex-X4 erratum 2816013
by Sona Mathew
· Tue Jul 16 14:34:42 2024 -0500
58f89ed
feat(trbe): introduce trbe_disable() function
by Arvind Ram Prakash
· Fri Jul 19 11:39:49 2024 -0500
e01b422
feat(spe): introduce spe_disable() function
by Manish Pandey
· Thu Jul 18 16:17:45 2024 +0100
46dff39
chore(spe): rename spe_disable() to spe_stop()
by Manish Pandey
· Thu Jul 18 16:07:21 2024 +0100
4d69bd6
refactor(cm): convert el1-ctx assembly offset entries to c structure
by Jayanth Dodderi Chidanand
· Thu Apr 11 11:09:12 2024 +0100
3a71df6
feat(cm): add explicit context entries for ERRATA_SPECULATIVE_AT
by Jayanth Dodderi Chidanand
· Wed Jun 05 11:13:05 2024 +0100
3f588c4
refactor(cpus): remove cpu specific errata funcs
by Ryan Everett
· Tue May 14 14:47:09 2024 +0100
d34d7fd
refactor(cpus): directly invoke errata reporter
by Ryan Everett
· Fri May 10 14:56:02 2024 +0100
7bce645
Merge "feat(handoff): fix register convention r1/x1 value on transfer list" into integration
by Manish Pandey
· Wed Jul 24 20:04:53 2024 +0200
55878e5
Merge "fix(xlat): correct attribute retrieval in a RME enabled system" into integration
by Olivier Deprez
· Wed Jul 24 18:20:37 2024 +0200
deae050
Merge "feat(fgt2): add support for FEAT_FGT2" into integration
by Manish Pandey
· Wed Jul 24 17:26:21 2024 +0200
bfab8eb
feat(tc): enable Last-level cache (LLC)
by Jagdish Gediya
· Tue Jul 23 15:41:34 2024 +0100
1670a2b
feat(cpus): add sysreg_bitfield_insert_from_gpr macro
by Jagdish Gediya
· Tue Jul 23 12:54:28 2024 +0100
010d2ae
feat(handoff): fix register convention r1/x1 value on transfer list
by levi.yun
· Mon May 13 10:27:17 2024 +0100
468c3d4
fix(xlat): correct attribute retrieval in a RME enabled system
by Manish V Badarkhe
· Mon Jun 24 14:35:46 2024 +0100
62d87e7
feat(fgt2): add support for FEAT_FGT2
by Arvind Ram Prakash
· Thu Jun 06 11:33:37 2024 -0500
05b4763
feat(debugv8p9): add support for FEAT_Debugv8p9
by Arvind Ram Prakash
· Wed May 22 15:24:00 2024 -0500
18a9322
fix(arm): correct RSE_CRYPTO_EXPORT_PUBLIC_KEY_SID
by Leo Yan
· Thu Jul 04 12:38:26 2024 +0100
bbb6a92
Merge "feat(cm): context switch MDCR_EL3 register" into integration
by Manish Pandey
· Thu Jun 27 23:18:27 2024 +0200
18562c7
refactor(lib): rename GENMASK parameters
by Ghennadi Procopciuc
· Wed Jun 26 19:37:18 2024 +0300
bd1d229
fix(lib): avoid CWE-190 for GENMASK macros
by Ghennadi Procopciuc
· Tue Jun 18 08:39:39 2024 +0300
bfeaf0f
fix(lib): fix MISRA 12.2 violations for BIT32 and BIT64 macros
by Ghennadi Procopciuc
· Tue Jun 18 09:41:29 2024 +0300
118b335
feat(cm): context switch MDCR_EL3 register
by Jayanth Dodderi Chidanand
· Tue Jun 18 15:22:54 2024 +0100
a28c5b4
Merge changes from topic "nrd3_support" into integration
by Manish V Badarkhe
· Fri Jun 14 10:09:02 2024 +0200
716eb70
feat(psa): introduce generic library for CCA attestation
by Vivek Gautam
· Tue Mar 28 21:44:56 2023 +0100
9b9e522
feat(rockchip): add RK3566/RK3568 Socs support
by shengfei Xu
· Fri Sep 30 08:56:21 2022 +0000
feb5223
Merge "refactor(cm): move mpam registers into el2 context" into integration
by Manish Pandey
· Thu May 30 13:48:04 2024 +0200
8276014
chore: rename Blackhawk to Cortex-X925
by Govindraj Raja
· Fri May 17 13:39:07 2024 -0500
106437d
chore: rename Chaberton to Cortex-A725
by Govindraj Raja
· Fri May 17 13:35:19 2024 -0500
c1b4148
refactor(cm): move mpam registers into el2 context
by Jayanth Dodderi Chidanand
· Tue May 28 17:44:10 2024 +0100
5969e1c
Merge "feat(cpus): support to update External LLC presence in Neoverse N3" into integration
by Olivier Deprez
· Fri May 10 07:55:59 2024 +0200
47f7355
Merge "fix(smc): correctly find pmf version" into integration
by Olivier Deprez
· Fri May 10 07:54:23 2024 +0200
7cbdd14
Merge "feat(cpus): support to update External LLC presence in Neoverse V2" into integration
by Manish Pandey
· Thu May 09 22:05:07 2024 +0200
5619356
fix(smc): correctly find pmf version
by Govindraj Raja
· Wed May 08 20:36:04 2024 -0500
4a9f530
feat(cpus): support to update External LLC presence in Neoverse N3
by Younghyun Park
· Wed May 08 17:22:38 2024 -0700
3cc6317
chore: rename hermes to neoverse-n3
by Govindraj Raja
· Mon May 06 12:52:17 2024 -0500
Next »