Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / d56fb04cb3ead9dd9b4f70518038449cfc4fcd7e / plat / xilinx / zynqmp / zynqmp_def.h
  1. fa3cf0b Use SPDX license identifiers by dp-arm · 7 years ago
  2. 1209b26 zynqmp: Remove dead code by Soren Brinkmann · 8 years ago
  3. 836418d zynqmp: Fix UART1 base address by Soren Brinkmann · 8 years ago
  4. cfcb1a2 zynqmp: Do not alter system counter by Soren Brinkmann · 8 years ago
  5. cf4e714 zynqmp: Add RW access to L2ACTLR_EL1 and CPUACTLR_EL1 by Naga Sureshkumar Relli · 8 years ago
  6. 99c0d7b zynqmp: Add option to select between Cadence UARTs by Soren Brinkmann · 8 years ago
  7. 845cd5c zynqmp: Reduce mapped memory area by Soren Brinkmann · 8 years ago
  8. ef8f559 zynqmp: FSBL->ATF handover by Michal Simek · 9 years ago
  9. b43d943 zynqmp: Introduce zynqmp_get_bootmode by Soren Brinkmann · 8 years ago
  10. 4a9ca04 zynqmp: Revise memory configuration options by Soren Brinkmann · 8 years ago
  11. 76fcae3 Add support for Xilinx Zynq UltraScale+ MPSOC by Soren Brinkmann · 8 years ago