Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / cd5a2f5d57a609b018ec5e9a9c0d819043a6be7a / plat / nvidia / tegra / soc
  1. 1108fc6 plat/tegra: Enable Cortex-A53 erratum 855873 workaround by Andre Przywara · 8 years ago
  2. ed3c62b Tegra210: enable errata for Cortex-A57 and Cortex-A53 CPUs by Varun Wadekar · 8 years ago
  3. 20e9fef Tegra210: assert if afflvl0/1 have incorrect state-ids by Harvey Hsieh · 8 years ago
  4. 1edb882 Tegra210: new TZDRAM base address by Varun Wadekar · 8 years ago
  5. dba8007 Tegra210: set core power state during cluster power down by Varun Wadekar · 8 years ago
  6. b7b4575 Tegra: GIC: enable FIQ interrupt handling by Varun Wadekar · 9 years ago
  7. 6eec6d6 Tegra: allow individual SoCs to restore their settings by Varun Wadekar · 9 years ago
  8. d43583c cpus: denver: disable DCO operations from platform code by Varun Wadekar · 9 years ago
  9. 6077dce Tegra: enable PSCI extended state ID processing by Varun Wadekar · 9 years ago
  10. 923d04a Tegra: handlers for common and SoC-specific SiP calls by Varun Wadekar · 9 years ago
  11. d2014c6 Tegra: init normal/crash console for platforms by Varun Wadekar · 9 years ago
  12. 7a9a285 Tegra: Memory Controller Driver (v1) by Varun Wadekar · 9 years ago
  13. b24dea9 Tegra: enable processor retention and L2/CPUECTLR access by Varun Wadekar · 9 years ago
  14. 97f2490 Tegra: define MAX_XLAT_TABLES and MAX_MMAP_REGIONS per-platform by Varun Wadekar · 9 years ago
  15. cbdace1 Tegra: SoC specific SiP handlers by Varun Wadekar · 9 years ago
  16. a1176ba Tegra: include flowctlr driver from SoC specific makefiles by Varun Wadekar · 9 years ago
  17. e82e29c Implement plat_get_syscnt_freq2 on platforms by Antonio Nino Diaz · 8 years ago
  18. 3c0087a Move `plat_get_syscnt_freq()` to arm_common.c by Yatharth Kochar · 9 years ago
  19. a78bb1b Tegra: remove support for legacy platform APIs by Varun Wadekar · 9 years ago
  20. 8b82fae Tegra: introduce per-soc system reset handler by Varun Wadekar · 9 years ago
  21. 4e9c231 Tegra210: wait for 512 timer ticks before retention entry by Varun Wadekar · 9 years ago
  22. e98a146 Tegra132: set TZDRAM_BASE to 0xF5C00000 by Varun Wadekar · 9 years ago
  23. bc78744 Tegra210: enable WRAP to INCR burst type conversions by Varun Wadekar · 9 years ago
  24. 0f3baa0 Tegra: Support for Tegra's T132 platforms by Varun Wadekar · 9 years ago
  25. 254441d Tegra: implement per-SoC validate_power_state() handler by Varun Wadekar · 9 years ago
  26. 5f4e643 Tegra: T210: include CPU files from SoC's platform.mk by Varun Wadekar · 9 years ago
  27. d1b6150 Tegra: Introduce config for enabling NS access to L2/CPUECTRL regs by Varun Wadekar · 9 years ago
  28. 6cab707 Tegra210: lock PMC registers holding CPU vector addresses by Varun Wadekar · 9 years ago
  29. 071b787 Tegra210: deassert CPU reset signals during power on by Varun Wadekar · 9 years ago
  30. 81b1383 Implement get_sys_suspend_power_state() handler for Tegra by Varun Wadekar · 9 years ago
  31. b316e24 Support for NVIDIA's Tegra T210 SoCs by Varun Wadekar · 9 years ago