Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / c58140f071b126584dc23f06e873f42a43e15fbe / plat / xilinx / zynqmp / bl31_zynqmp_setup.c
  1. cf4e714 zynqmp: Add RW access to L2ACTLR_EL1 and CPUACTLR_EL1 by Naga Sureshkumar Relli · Fri Jul 01 12:46:43 2016 +0530
  2. 6d1ba58 zynqmp: Separate code and rodata by Soren Brinkmann · Fri Jul 08 14:45:14 2016 -0700
  3. ecdc4d3 ARM platforms: Add support for SEPARATE_CODE_AND_RODATA by Sandrine Bailleux · Fri Jul 08 14:38:16 2016 +0100
  4. 4a1267a Introduce arm_setup_page_tables() function by Sandrine Bailleux · Wed May 18 16:11:47 2016 +0100
  5. 99c0d7b zynqmp: Add option to select between Cadence UARTs by Soren Brinkmann · Fri Jun 10 09:57:14 2016 -0700
  6. ef8f559 zynqmp: FSBL->ATF handover by Michal Simek · Mon Jun 15 14:22:50 2015 +0200
  7. 76fcae3 Add support for Xilinx Zynq UltraScale+ MPSOC by Soren Brinkmann · Sun Mar 06 20:16:27 2016 -0800