Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
c0a68d4a28ec1418b1ccfa54807da11704f7ac07
/
docs
/
plat
/
xilinx-versal.rst
0eeded6
Merge "feat(versal): deprecate build time arg VERSAL_PLATFORM" into integration
by Joanna Farley
· Mon Aug 12 11:49:37 2024 +0200
852c74b
docs(xilinx): update SMC documentation in TF-A
by Jay Buddhabhatti
· Sun Jul 14 23:29:04 2024 -0700
ae8e013
feat(versal): deprecate build time arg VERSAL_PLATFORM
by Maheedhar Bollapalli
· Wed Jul 24 09:54:15 2024 +0530
5d9938b
docs(versal): update SMC convention
by Prasad Kummari
· Thu Feb 08 17:29:57 2024 +0530
1dfe497
feat(xilinx): add handler for power down req sgi irq
by Jay Buddhabhatti
· Tue Apr 25 04:34:51 2023 -0700
0acb82f
docs(versal): add ERRATA_ABI_SUPPORT build documentation
by Prasad Kummari
· Tue Dec 19 15:15:25 2023 +0530
c3c86dd
docs(versal): add TSP build documentation
by Prasad Kummari
· Sun Oct 29 13:41:37 2023 +0530
1d6d9dd
docs(versal): fix the versal platform emu name
by Venkatesh Yadav Abbarapu
· Wed May 11 13:46:28 2022 +0530
9c3b77b
feat(xilinx): add SPP/EMU platform support for versal
by Venkatesh Yadav Abbarapu
· Wed Apr 13 09:04:53 2022 +0530
82252a4
feat(plat/versal): add support for SLS mitigation
by Venkatesh Yadav Abbarapu
· Tue Jul 20 22:27:32 2021 -0600
17a12ce
plat:xilinx:versal: Add JTAG DCC support
by Venkatesh Yadav Abbarapu
· Fri Nov 27 08:42:14 2020 -0700
9156ffd
xilinx: versal: PLM to ATF handover
by Venkatesh Yadav Abbarapu
· Wed Jan 22 21:23:20 2020 -0700
cbc9005
plat: xilinx: versal: Make silicon default build target
by Siva Durga Prasad Paladugu
· Wed Jul 10 16:15:19 2019 +0530
f3653a6
doc: Reformat platform port documents
by Paul Beesley
· Wed May 22 11:22:44 2019 +0100
[Renamed (90%) from docs/plat/xilinx-versal.md]
fe4af66
arm64: versal: Add support for new Xilinx Versal ACAPs
by Siva Durga Prasad Paladugu
· Tue Sep 25 18:44:58 2018 +0530