Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / a993c4210899eb746ee5ed13896c783219119710 / include / lib / aarch64 / arch.h
  1. a993c42 Unify SCTLR initialization for AArch32 normal world by Soby Mathew · 8 years ago
  2. d48ae61 Automatically select initial xlation lookup level by Antonio Nino Diaz · 8 years ago
  3. c53ac5e Move SIZE_FROM_LOG2_WORDS macro to utils.h by Soby Mathew · 8 years ago
  4. 44170c4 Refactor the xlat_tables library code by Soby Mathew · 8 years ago
  5. 851dc7e Add ISR_EL1 to crash report by Gerald Lejeune · 8 years ago
  6. 52b1ba6 Extend memory attributes to map non-cacheable memory by Sandrine Bailleux · 8 years ago
  7. 92712a5 Add ARM GICv3 driver without support for legacy operation by Achin Gupta · 9 years ago
  8. 94efd1f Add missing RES1 bit in SCTLR_EL1 by Vikram Kanigiri · 9 years ago
  9. 0cdebbd Remove use of PLATFORM_CACHE_LINE_SIZE by Dan Handley · 9 years ago
  10. 4e97e54 Use ARM CCI driver on FVP and Juno platforms by Vikram Kanigiri · 9 years ago
  11. e2b2d8f Fix the array size of mpidr_aff_map_nodes_t. by Soby Mathew · 10 years ago
  12. c088433 Apply errata workarounds only when major/minor revisions match. by Soby Mathew · 10 years ago
  13. c93c9df Initialize SCTLR_EL1 based on MODE_RW bit by Jens Wiklander · 10 years ago
  14. 798140d Juno: Implement initial platform port by Sandrine Bailleux · 10 years ago
  15. 802f865 Add support for selected Cortex-A57 errata workarounds by Soby Mathew · 10 years ago
  16. 38b4bc9 Add CPU specific crash reporting handlers by Soby Mathew · 10 years ago
  17. 8e2f287 Add CPU specific power management operations by Soby Mathew · 10 years ago
  18. c704cbc Introduce framework for CPU specific operations by Soby Mathew · 10 years ago
  19. 9f09835 Simplify management of SCTLR_EL3 and SCTLR_EL1 by Achin Gupta · 10 years ago
  20. 741a382 Calculate TCR bits based on VA and PA by Lin Ma · 10 years ago
  21. 4e12607 Initialise CPU contexts from entry_point_info by Andrew Thoelke · 10 years ago
  22. 3f78dc3 Make system register functions inline assembly by Andrew Thoelke · 10 years ago
  23. ed6ff95 Split platform.h into separate headers by Dan Handley · 10 years ago
  24. 405406d Use secure timer to generate S-EL1 interrupts by Achin Gupta · 10 years ago
  25. 27b895e Add context library API to change a bit in SCR_EL3 by Achin Gupta · 10 years ago
  26. 9851e42 Introduce macros to manipulate the SPSR by Vikram Kanigiri · 10 years ago
  27. 2bd4ef2 Reduce deep nesting of header files by Dan Handley · 10 years ago
  28. bcd60ba Separate BL functions out of arch.h by Dan Handley · 10 years ago
  29. a70615f Move include and source files to logical locations by Dan Handley · 10 years ago[Renamed from include/aarch64/arch.h]
  30. 992dc07 Merge pull request #50 from vikramkanigiri/vk/tf-issues#26 by achingupta · 10 years ago