Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / a6a39e8583e74d301198c745c44337e7ad871b66 / drivers / nxp / clk / s32cc / s32cc_early_clks.c
  1. a6a39e8 feat(nxp-clk): set rate for clock muxes by Ghennadi Procopciuc · Wed Jun 12 13:05:05 2024 +0300
  2. 907f654 feat(nxp-clk): set rate for PLL divider objects by Ghennadi Procopciuc · Wed Jun 12 12:00:15 2024 +0300
  3. e18cf33 feat(nxp-clk): set rate for PLL objects by Ghennadi Procopciuc · Wed Jun 12 11:55:32 2024 +0300
  4. 4e4786d feat(nxp-clk): set parent for ARM PLL and MC_CGM muxes by Ghennadi Procopciuc · Wed Jun 12 11:17:37 2024 +0300
  5. 9dee8e4 feat(nxp-clk): add FXOSC clock enablement by Ghennadi Procopciuc · Wed Jun 12 09:25:17 2024 +0300
  6. f648e5d feat(s32g274a): enable BL2 early clocks by Ghennadi Procopciuc · Wed Jun 12 09:07:16 2024 +0300